JP2770043B2 - Substrate for mounting electronic components - Google Patents

Substrate for mounting electronic components

Info

Publication number
JP2770043B2
JP2770043B2 JP1072980A JP7298089A JP2770043B2 JP 2770043 B2 JP2770043 B2 JP 2770043B2 JP 1072980 A JP1072980 A JP 1072980A JP 7298089 A JP7298089 A JP 7298089A JP 2770043 B2 JP2770043 B2 JP 2770043B2
Authority
JP
Japan
Prior art keywords
substrate
electronic component
convex portion
component mounting
insulating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1072980A
Other languages
Japanese (ja)
Other versions
JPH02251154A (en
Inventor
昌留 高田
隆和 石川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ibiden Co Ltd
Original Assignee
Ibiden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibiden Co Ltd filed Critical Ibiden Co Ltd
Priority to JP1072980A priority Critical patent/JP2770043B2/en
Publication of JPH02251154A publication Critical patent/JPH02251154A/en
Application granted granted Critical
Publication of JP2770043B2 publication Critical patent/JP2770043B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68Shapes or dispositions thereof
    • H10W70/682Shapes or dispositions thereof comprising holes having chips therein
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/075Connecting or disconnecting of bond wires
    • H10W72/07541Controlling the environment, e.g. atmosphere composition or temperature
    • H10W72/07551Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/541Dispositions of bond wires
    • H10W72/5449Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/581Auxiliary members, e.g. flow barriers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/851Dispositions of multiple connectors or interconnections
    • H10W72/874On different surfaces
    • H10W72/884Die-attach connectors and bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Structure Of Printed Boards (AREA)
  • Wire Bonding (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は,高密度実装が要求されるピングリッドアレ
イ,ハイブリッドIC基板等のパッケージ用基板を用いた
電子部品搭載用基板に関する。
DETAILED DESCRIPTION OF THE INVENTION [Industrial Application Field] The present invention relates to an electronic component mounting board using a package board such as a pin grid array or a hybrid IC board which requires high density mounting.

〔従来技術〕 従来,電子部品搭載用基板としては,第7図及び第8
図に示すごとく,基板4上に放射状に延在する導体回路
3を配設し,またその略中央部に形成した,電子部品搭
載部としての凹部2に半導体素子等の電子部品5を搭載
したものが知られている。
[Prior Art] Conventionally, as substrates for mounting electronic components, FIGS.
As shown in the figure, a conductor circuit 3 extending radially is provided on a substrate 4, and an electronic component 5 such as a semiconductor element is mounted in a concave portion 2 formed at a substantially central portion thereof as an electronic component mounting portion. Things are known.

上記電子部品5は,上記導体回路3とボンディングワ
イヤー6により電気的に接続され,高密度化実装が行わ
れている。即ち、ボンディングワイヤー6は,回路端子
35と電子部品5の部品端子55との間に結線される。かか
るボンディングワイヤー6は,一般に金,アルミニウム
等からなる極細線(例えば25μm)が用いられている。
なお,図中符号51は,電子部品5の接続ピンである。
The electronic component 5 is electrically connected to the conductor circuit 3 by a bonding wire 6, and is mounted with high density. That is, the bonding wire 6 is a circuit terminal.
It is connected between 35 and the component terminal 55 of the electronic component 5. As the bonding wire 6, an ultrafine wire (for example, 25 μm) made of gold, aluminum, or the like is generally used.
Reference numeral 51 in the figure denotes a connection pin of the electronic component 5.

〔解決しようとする課題〕[Problem to be solved]

しかしながら,上記従来技術には次の問題点がある。 However, the above prior art has the following problems.

即ち,上記ボンディングワイヤー6は,極細線である
ため強度が優れず,また高密度化実装に伴い長さが長く
なる傾向にある。そのため,上記ボンディングワイヤー
6は変形して相互に接触し合ったり,また該ボンディン
グワイヤー6と隣接するボンディング端子55と接触し
て,短絡を生じ,電子部品5の機能が停止する場合があ
る。
That is, since the bonding wire 6 is a very thin wire, the strength is not excellent, and the length tends to be longer as the density is increased. Therefore, the bonding wires 6 may be deformed and come into contact with each other, or may come into contact with the bonding terminals 55 adjacent to the bonding wires 6 to cause a short circuit, thereby stopping the function of the electronic component 5.

本発明は,かかる従来の問題点に鑑みてなされたもの
で,ボンディングワイヤーの変形による短絡が生じな
い,電子部品搭載用基板を提供しようとするものであ
る。
The present invention has been made in view of such a conventional problem, and an object of the present invention is to provide an electronic component mounting substrate in which a short circuit due to deformation of a bonding wire does not occur.

〔課題の解決手段〕[Solutions to solve the problem]

本発明は,凹状の電子部品搭載部を有すると共に導体
回路を有する基板において,上記基板の表面であって上
記凹状の電子部品搭載部の近傍に,塗料又は樹脂等の絶
縁材料により形成した絶縁性凸部を設け,かつ該絶縁性
凸部と凹状の電子部品搭載部との間には段状の基板空間
部を設けたことを特徴とする電子部品搭載用基板にあ
る。
The present invention relates to a substrate having a concave electronic component mounting portion and a conductive circuit, wherein an insulating material formed of an insulating material such as paint or resin is provided on the surface of the substrate near the concave electronic component mounting portion. An electronic component mounting board characterized in that a convex portion is provided and a stepped substrate space is provided between the insulating convex portion and the concave electronic component mounting portion.

本発明において,上記絶縁材料としては,例えば白色
系のエポキシ樹脂,ポリイミド樹脂,トリアジン樹脂及
びこれらの樹脂を変性した樹脂等からなる比較耐熱性に
優れた高分子材料からなる塗料又は樹脂等がある。ま
た,該絶縁材料は,チクソトロピー性が高いもの,例え
ば7.0以上のものが好ましい。ここにいうチクロトロピ
ー性とは,一般に静態時と流動時の動き易さの比ををい
い,例えばB型粘度計のNo.7のローターを用いて2rpmと
10rpmにおける粘度の比により求める指数をいう。
In the present invention, examples of the insulating material include a paint or a resin made of a polymer material having excellent comparative heat resistance, such as a white epoxy resin, a polyimide resin, a triazine resin, and a resin obtained by modifying these resins. . Further, the insulating material is preferably a material having high thixotropy, for example, a material having 7.0 or more. The term "cyclotropic property" as used herein generally refers to the ratio of ease of movement between static and flowing states. For example, using a B-type viscometer No. 7 rotor at 2 rpm
An index determined by the ratio of viscosity at 10 rpm.

また,上記絶縁性凸部としては,上記絶縁材料を用い
て,例えばシルク印刷法等により高さが0.01〜0.50mmと
なるよう形成することが好ましい(実施例参照)。かか
る高さは,ワイヤーボンディング時に該ワイヤーの変形
を防ぎ,ワイヤー相互の接触を防止するものである。
Further, it is preferable that the insulating convex portion is formed by using the insulating material so as to have a height of 0.01 to 0.50 mm by, for example, a silk printing method (see Examples). Such a height prevents deformation of the wires during wire bonding and prevents contact between the wires.

また,該絶縁性凸部は,光硬化性樹脂又は熱硬化性樹
脂,例えばエポキシアクリレート,エポキシ樹脂のBス
テージ状態の樹脂をデスペンサー(成形枠)を用いて形
成することもできる。なお,上記絶縁性凸部は,上記導
体回路の回路端子,即ちボンディングワイヤーの接続端
子の先端近くまで形成することが好ましい(第2図,第
4図参照)。
Further, the insulating convex portion may be formed using a photo-curing resin or a thermosetting resin such as epoxy acrylate or epoxy resin in a B-stage state using a dispenser (molding frame). It is preferable that the insulating convex portion is formed up to the vicinity of the end of the circuit terminal of the conductor circuit, that is, the connection terminal of the bonding wire (see FIGS. 2 and 4).

また,前記電子部品搭載部は,前記のごとき凹部を設
けたもの(実施例参照)である。
Further, the electronic component mounting portion is provided with the concave portion as described above (see the embodiment).

〔作用及び効果〕[Action and effect]

本発明にかかる電子部品搭載用基板においては,基板
の電子部品搭載部の周辺に絶縁性凸部が形成されてい
る。そのため,上記ボンディングワイヤーを導体回路側
の端子と電子部品側の端子との間にボンディングする
と,該ボンディングワイヤーは,上記絶縁性凸部の上部
に接触する。また,このボンディングの際には該凸部を
含む基板が加熱された状態にあるので,上記絶縁性凸部
の部分が若干溶融する。そのため,該ワイヤーが,絶縁
性凸部に若干食い込んだ状態で固定することも可能であ
る。
In the electronic component mounting board according to the present invention, an insulating convex portion is formed around the electronic component mounting portion of the substrate. Therefore, when the bonding wire is bonded between the terminal on the conductor circuit side and the terminal on the electronic component side, the bonding wire comes into contact with the upper part of the insulating convex portion. At the time of this bonding, since the substrate including the projections is in a heated state, the insulating projections are slightly melted. Therefore, it is also possible to fix the wire while slightly biting into the insulating convex portion.

それ故,該ボンディングワイヤーの変形が防止され,
ボンディングワイヤー相互の接触による短絡の発生を防
ぐことができる。
Therefore, the deformation of the bonding wire is prevented,
The occurrence of a short circuit due to mutual contact of the bonding wires can be prevented.

したがって,本発明によれば,ボンディングワイヤー
の変形による短絡が生じない,電子部品搭載用基板を提
供することができる。
Therefore, according to the present invention, it is possible to provide an electronic component mounting substrate in which a short circuit due to deformation of a bonding wire does not occur.

また,本発明の電子部品搭載用基板は,絶縁性凸部と
凹状の電子部品搭載部との間に段状の基板空間部を設け
ているため,絶縁性凸部の形成時における凹状の電子部
品搭載部への樹脂の垂れ下がりを防止できる。また,ボ
ンディングワイヤーがその結線時に絶縁性凸部を構成す
る樹脂に接触して,その部分が若干溶融した場合であっ
ても,凹状の電子部品搭載部内に樹脂が垂れ下がった
り,また入り込むことはない。
In the electronic component mounting board of the present invention, since a stepped substrate space is provided between the insulating convex portion and the concave electronic component mounting portion, the concave electronic portion is formed when the insulating convex portion is formed. It is possible to prevent the resin from dripping to the component mounting portion. Also, even when the bonding wire comes into contact with the resin constituting the insulating convex portion at the time of connection and the portion is slightly melted, the resin does not hang down or enter the concave electronic component mounting portion. .

〔実施例〕〔Example〕

第1実施例 本例にかかる電子部品搭載用基板につき,第1図及び
第2図を用いて説明する。
First Embodiment An electronic component mounting board according to the present embodiment will be described with reference to FIGS. 1 and 2. FIG.

即ち,本例の搭載用基板は,第2図に示すごとく,電
子部品搭載部である凹部2を有すると共に導体回路3を
有する基板4と,該基板4における上記凹部2内に搭載
した電子部品5と,上記導体回路3と電子部品5とを結
線するボンディングワイヤー6とよりなる。
That is, as shown in FIG. 2, the mounting substrate of this embodiment has a substrate 4 having a concave portion 2 as an electronic component mounting portion and having a conductor circuit 3, and an electronic component mounted in the concave portion 2 of the substrate 4. 5 and a bonding wire 6 for connecting the conductor circuit 3 and the electronic component 5.

即ち,本搭載用基板は,上記基板4の表面であって上
記凹部2の近傍に,スクリーン印刷法により絶縁性凸部
11を設け,該絶縁性凸部11に上記ボンディングワイヤー
6の途中部分60を固定したものである。
That is, the mounting substrate is provided on the surface of the substrate 4 and in the vicinity of the concave portion 2 by the screen printing method.
11 is provided, and an intermediate portion 60 of the bonding wire 6 is fixed to the insulating convex portion 11.

上記ボンディングワイヤー6は,直径が25μmの金の
極細線よりなる。また,ボンディングワイヤー6は,回
路端子35と部品端子55との間を結線している。
The bonding wire 6 is an ultrafine gold wire having a diameter of 25 μm. The bonding wire 6 connects between the circuit terminal 35 and the component terminal 55.

上記凹部2は,エンドミルを用いてザグリ加工により
形成した電子部品搭載部分である。また,上記凹部2に
は,第2図に示すごとく,必要に応じて金属メッキ被膜
25を形成することもある。上記導体回路3は,フォトエ
ッチング加工により形成した銅箔,銅メッキ,ニッケル
メッキ,金メッキ等からなる回路部である。
The recess 2 is an electronic component mounting portion formed by counterboring using an end mill. In addition, as shown in FIG.
May form 25. The conductor circuit 3 is a circuit portion made of copper foil, copper plating, nickel plating, gold plating, or the like formed by photoetching.

上記基板4は,ガラスエポキシ基板よりなり,板の厚
さは約1.6mmで,また約30mm角の大きさを有する。上記
電子部品5は,半導体素子であって,約10mm角の大きさ
を有する。
The substrate 4 is made of a glass epoxy substrate, has a thickness of about 1.6 mm, and has a size of about 30 mm square. The electronic component 5 is a semiconductor element and has a size of about 10 mm square.

また,第1図に示すごとく,上記基板4上には凹部2
近傍を中心として放射状に延在する導体回路3を有す
る。そして,導体回路3において,上記凹部2側には回
路端子35を有する。該導体回路3の略端末部にはスルー
ホール8を有し,該スルーホール8内には多数の接続ピ
ン7を有する。該基板は,通常ピンクリットアレー(PG
A)用基板と呼ばれるものである。
Also, as shown in FIG.
It has a conductor circuit 3 extending radially around the vicinity. The conductor circuit 3 has a circuit terminal 35 on the concave portion 2 side. A substantially terminal portion of the conductor circuit 3 has a through hole 8, and a large number of connection pins 7 in the through hole 8. The substrate is usually a pink lit array (PG
A) substrate.

また,詳記絶縁性凸部11は,チクソトロピー性が7.0
以上の比較的短時間で光照射により硬化するタイプの白
色のエポキシアクリレート樹脂により形成した。
In addition, the insulative convex portion 11 has a thixotropic property of 7.0.
It was formed of a white epoxy acrylate resin of the type which is cured by light irradiation in a relatively short time as described above.

また,該絶縁性凸部11は,高さは約0.14〜0.24mmの範
囲であり,この高さはボンディングワイヤー6のループ
高さと同程度の高さである。
The height of the insulating convex portion 11 is in the range of about 0.14 to 0.24 mm, and this height is substantially the same as the loop height of the bonding wire 6.

また,本例で注目すべきことは,第2図に示すごと
く,上記絶縁性凸部11が上記凹部2と隣接する側の周縁
部110において基板空間部41を有することである。即
ち,該基板空間部41は,上記導体回路3の端部31と基板
4の凹部2側の端部40との間隙である,プルバックと称
する空間部の略半分位のスペースを有する。また,該絶
縁性凸部11は,導体回路3側の周縁部111において該導
体回路3上を覆うよう形成する。
Also, what should be noted in this example is that, as shown in FIG. 2, the insulating convex portion 11 has a substrate space portion 41 at a peripheral portion 110 adjacent to the concave portion 2. That is, the board space 41 has a space which is approximately half the space called pullback, which is a gap between the end 31 of the conductor circuit 3 and the end 40 of the board 4 on the side of the concave portion 2. The insulating convex portion 11 is formed so as to cover the conductor circuit 3 at the peripheral portion 111 on the conductor circuit 3 side.

本例の搭載用基板は,上記のごとく形成されているの
で,次の作用効果を有する。
Since the mounting substrate of this example is formed as described above, it has the following operational effects.

即ち,本搭載用基板において,上記ボンディングワイ
ヤー6の途中部分60は,上記絶縁性凸部11上に固定され
ているので,該ボンディングワイヤー6は変形すること
なく,他のボンディングワイヤー6及び他のボンディン
グワイヤーの部品端子55と接触することはない。
That is, in the mounting substrate, the middle portion 60 of the bonding wire 6 is fixed on the insulating convex portion 11, so that the bonding wire 6 is not deformed and the other bonding wire 6 and the other bonding wire 6 are not deformed. There is no contact with the component terminal 55 of the bonding wire.

したがって,本例によれば,絶縁性,信頼性に優れた
電子部品搭載用基板を提供することができる。
Therefore, according to the present embodiment, it is possible to provide an electronic component mounting board having excellent insulation and reliability.

また,本例の電子部品搭載装置においては,絶縁性凸
部11の凹部2側の周縁部110に基板空間部41を有してい
るので,ボンディングワイヤー6がその結線時に該絶縁
性凸部11を構成する樹脂に接触して,その部分が若干溶
融した場合であっても,上記凹部2内に樹脂が垂れ下が
ったり,また入り込むことはない。
Further, in the electronic component mounting apparatus of the present embodiment, since the substrate space 41 is provided in the peripheral portion 110 of the insulating convex portion 11 on the concave portion 2 side, the bonding wire 6 is connected to the insulating convex portion 11 at the time of connection. The resin does not hang down or enter the concave portion 2 even if the resin comes into contact with the resin and slightly melts.

第2実施例 本例にかかる搭載用基板につき,第3図及び第4図を
用いて説明する。
Second Embodiment A mounting board according to this embodiment will be described with reference to FIGS. 3 and 4. FIG.

即ち,本例の搭載用基板は,上記第1実施例における
絶縁性凸部11に代えて,絶縁性凸部12を四隅部分のみに
設けたものである。その他の構成は,上記第1実施例と
同様とした。
That is, the mounting substrate of the present embodiment has the insulating convex portions 12 provided only at the four corners instead of the insulating convex portions 11 in the first embodiment. Other configurations were the same as those in the first embodiment.

本絶縁性凸部12は,第3図に示すごとく,上記凹部2
の四隅近傍のみに形成したものである。また,本絶縁性
凸部12は,上記第1実施例と同様に,凹部2側の周縁部
120に基板空間部42を有し,また導体回路3側の周縁部1
21においては該導体回路3を覆っている。
As shown in FIG. 3, the insulating convex portion 12 is provided with the concave portion 2.
Are formed only in the vicinity of the four corners. The insulating convex portion 12 has a peripheral portion on the concave portion 2 side as in the first embodiment.
120 has a board space portion 42 and a peripheral portion 1 on the conductor circuit 3 side.
In 21, the conductor circuit 3 is covered.

しかして,本例によれば,上記第1実施例における効
果のほかに,絶縁性凸部12を構成する材料等を節約する
ことができるため,コストの低減を図ることができる。
なお,本絶縁性凸部12において,凹部2の四隅近傍以外
の中央部において該絶縁性凸部を設けてない理由は,中
央部における上記ボンディングワイヤー6は比較的長さ
が短いため,ボンディングワイヤー相互の接触による短
絡が起こり難いことによる。
According to the present embodiment, in addition to the effects of the first embodiment, the material and the like forming the insulating convex portion 12 can be saved, so that the cost can be reduced.
The reason why the insulating convex portion is not provided in the central portion other than the four corners of the concave portion 2 in the present insulating convex portion 12 is that the bonding wire 6 in the central portion is relatively short, This is because a short circuit due to mutual contact is unlikely to occur.

第3実施例 本例にかかる搭載用基板につき,第5図及び第6図を
用いて説明する。
Third Embodiment A mounting board according to this embodiment will be described with reference to FIGS.

即ち,本例の搭載用基板は,上記第1実施例における
絶縁性凸部11に代えて,下記の絶縁性凸部14としたもの
である。その他の構成は,上記第1実施例と同様とし
た。
That is, the mounting substrate of the present embodiment has the following insulating protrusions 14 instead of the insulating protrusions 11 in the first embodiment. Other configurations were the same as those in the first embodiment.

つまり,絶縁性凸部14は,上記凹部2側の周縁部140
及び導体回路3側の周縁部141において基板空間部44,45
を有する。
In other words, the insulating convex portion 14 is provided at the peripheral portion 140 on the concave portion 2 side.
And board space portions 44 and 45 at the peripheral portion 141 on the conductor circuit 3 side.
Having.

しかして,本例によれば,上記第1実施例の効果のほ
かに,下記の効果を有する。
According to this embodiment, the following effects are obtained in addition to the effects of the first embodiment.

即ち,本絶縁性凸部14は,凹部2側の周縁部140にお
いて基板空間部44を有しているので,ボンディングワイ
ヤー6の結線時に該絶縁性凸部14を構成する樹脂が溶融
した場合でも,上記凹部2内に樹脂が垂れ下がったり,
また入り込むことはない。
That is, since the insulating convex portion 14 has the substrate space portion 44 at the peripheral portion 140 on the concave portion 2 side, even when the resin forming the insulating convex portion 14 is melted when the bonding wire 6 is connected. , The resin hangs in the recess 2,
It does not enter again.

また,本絶縁性凸部14は,導体回路3側の周縁部141
において基板空間部45を有しているので,基板空間部45
を介して該絶縁性凸部14と導体回路3とは離れている。
したがって,樹脂封止時等において加熱による微細な外
部応力が該絶縁性凸部14に生じても,導体回路3に伝達
することはない。そのため,ボンディングワイヤー6同
士が導体回路3の端部近傍において変形し,接触して短
絡を生ずることはない。
Further, the insulating convex portion 14 is formed on the peripheral portion 141 on the conductor circuit 3 side.
Has a substrate space 45, so that the substrate space 45
The insulating convex portion 14 and the conductor circuit 3 are separated from each other via.
Therefore, even if a minute external stress due to heating occurs in the insulating convex portion 14 during resin sealing or the like, it is not transmitted to the conductor circuit 3. Therefore, the bonding wires 6 are not deformed in the vicinity of the end of the conductor circuit 3 and do not come into contact with each other to cause a short circuit.

【図面の簡単な説明】[Brief description of the drawings]

第1図及び第2図は第1実施例にかかる電子部品搭載用
基板を示し,第1図はその斜視図,第2図は搭載装置の
拡大断面図,第3図及び第4図は第2実施例にかかる搭
載用基板を示し,第3図はその平面図,第4図はその拡
大断面図,第5図及び第6図は第3実施例にかかる搭載
用基板を示し,第5図はその平面図,第6図はその拡大
断面図,第7図及び第8図は従来の搭載用基板を示し,
第7図はその斜視図,第8図はその断面図である。 11,12,14……絶縁性凸部,2……凹部,3……導体回路,4…
…基板,5……電子部品,6……ボンディングワイヤー,7…
…接続ピン,8……スルーホール,
1 and 2 show an electronic component mounting board according to a first embodiment, FIG. 1 is a perspective view thereof, FIG. 2 is an enlarged sectional view of a mounting apparatus, and FIGS. 3 shows a mounting board according to the second embodiment, FIG. 3 is a plan view thereof, FIG. 4 is an enlarged sectional view thereof, and FIGS. 5 and 6 show mounting boards according to the third embodiment. FIG. 6 is a plan view thereof, FIG. 6 is an enlarged sectional view thereof, and FIGS. 7 and 8 show a conventional mounting substrate.
FIG. 7 is a perspective view thereof, and FIG. 8 is a sectional view thereof. 11,12,14 …… Insulating convex, 2… Recess, 3… Conductor circuit, 4…
... substrate, 5 ... electronic parts, 6 ... bonding wire, 7 ...
… Connection pins, 8 …… Through holes,

───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.6,DB名) H01L 21/60 301──────────────────────────────────────────────────続 き Continued on front page (58) Field surveyed (Int.Cl. 6 , DB name) H01L 21/60 301

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】凹状の電子部品搭載部を有すると共に導体
回路を有する基板において, 上記基板の表面であって上記凹状の電子部品搭載部の近
傍に,塗料又は樹脂等の絶縁材料により形成した絶縁性
凸部を設け, かつ該絶縁性凸部と凹状の電子部品搭載部との間には段
状の基板空間部を設けたことを特徴とする電子部品搭載
用基板。
1. A substrate having a concave electronic component mounting portion and a conductor circuit, comprising: an insulating material formed of an insulating material such as paint or resin on a surface of the substrate and near the concave electronic component mounting portion. An electronic component mounting substrate, comprising: a conductive convex portion; and a stepped substrate space portion provided between the insulating convex portion and the concave electronic component mounting portion.
JP1072980A 1989-03-24 1989-03-24 Substrate for mounting electronic components Expired - Lifetime JP2770043B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1072980A JP2770043B2 (en) 1989-03-24 1989-03-24 Substrate for mounting electronic components

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1072980A JP2770043B2 (en) 1989-03-24 1989-03-24 Substrate for mounting electronic components

Publications (2)

Publication Number Publication Date
JPH02251154A JPH02251154A (en) 1990-10-08
JP2770043B2 true JP2770043B2 (en) 1998-06-25

Family

ID=13505046

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1072980A Expired - Lifetime JP2770043B2 (en) 1989-03-24 1989-03-24 Substrate for mounting electronic components

Country Status (1)

Country Link
JP (1) JP2770043B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007208148A (en) * 2006-02-03 2007-08-16 Ail Kk Semiconductor chip mounting substrate

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56158440A (en) * 1980-05-12 1981-12-07 Hitachi Ltd Semiconductor device
JPS578738U (en) * 1980-06-16 1982-01-18
JPS6189641A (en) * 1984-10-09 1986-05-07 Fuji Xerox Co Ltd Manufacture of hybrid integrated circuit
JPH01152738A (en) * 1987-12-10 1989-06-15 Nec Corp Semiconductor device

Also Published As

Publication number Publication date
JPH02251154A (en) 1990-10-08

Similar Documents

Publication Publication Date Title
US6080931A (en) Semiconductor package
US5615089A (en) BGA semiconductor device including a plurality of semiconductor chips located on upper and lower surfaces of a first substrate
US5309021A (en) Semiconductor device having particular power distribution interconnection arrangement
US9520374B2 (en) Semiconductor device, substrate and semiconductor device manufacturing method
KR100194747B1 (en) Semiconductor device
GB2286084A (en) Electronic package with thermally conductive support
JP2003017518A (en) Manufacturing method of hybrid integrated circuit device
US5841198A (en) Ball grid array package employing solid core solder balls
JP2837355B2 (en) Semiconductor IC chip package, method of manufacturing the same, and lead frame
US5834836A (en) Multi-layer bottom lead package
JP3228339B2 (en) Semiconductor device and method of manufacturing the same
JP2915282B2 (en) Plastic molded integrated circuit package
US6037656A (en) Semiconductor integrated circuit device having short signal paths to terminals and process of fabrication thereof
JP2770043B2 (en) Substrate for mounting electronic components
JP2670505B2 (en) Substrate for mounting electronic components
US6310389B1 (en) Semiconductor package
JPH11176849A (en) Method for manufacturing semiconductor device
JP3063733B2 (en) Semiconductor package
JP3728317B2 (en) Semiconductor device and manufacturing method thereof
KR20120047098A (en) Lead pin for package substrate and semiconductor package printed circuit board and method for manufacturing the same
JP2779843B2 (en) Electronic component mounting board and electronic component package
JPH06342817A (en) Semiconductor device
JP3013809B2 (en) Semiconductor device and manufacturing method thereof
JP2775262B2 (en) Electronic component mounting board and electronic component mounting device
KR940006578B1 (en) Semicondoctor package and manufacturing method thereof

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080417

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090417

Year of fee payment: 11

EXPY Cancellation because of completion of term