JP2017102485A5 - - Google Patents

Download PDF

Info

Publication number
JP2017102485A5
JP2017102485A5 JP2017039795A JP2017039795A JP2017102485A5 JP 2017102485 A5 JP2017102485 A5 JP 2017102485A5 JP 2017039795 A JP2017039795 A JP 2017039795A JP 2017039795 A JP2017039795 A JP 2017039795A JP 2017102485 A5 JP2017102485 A5 JP 2017102485A5
Authority
JP
Japan
Prior art keywords
substrate
peripheral circuit
conductive layer
display device
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2017039795A
Other languages
Japanese (ja)
Other versions
JP2017102485A (en
JP6326518B2 (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2017039795A priority Critical patent/JP6326518B2/en
Priority claimed from JP2017039795A external-priority patent/JP6326518B2/en
Publication of JP2017102485A publication Critical patent/JP2017102485A/en
Publication of JP2017102485A5 publication Critical patent/JP2017102485A5/ja
Application granted granted Critical
Publication of JP6326518B2 publication Critical patent/JP6326518B2/en
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Claims (3)

  1. A liquid crystal display device comprising: a first substrate; a second substrate disposed opposite to the first substrate; and a liquid crystal layer disposed between the first substrate and the second substrate,
    The first substrate is
    A pixel having a pixel transistor connected to the scanning line and the signal line, a pixel electrode connected to the pixel transistor, and a common electrode;
    A peripheral circuit for outputting a scan pulse to the scan line,
    The peripheral circuit is
    A peripheral circuit transistor formed on the surface of the first substrate;
    An inorganic insulating layer stacked on the peripheral circuit transistor in a direction perpendicular to the surface of the first substrate;
    A conductive layer provided on the inorganic insulating layer and covering a channel region of the peripheral circuit transistor;
    A lower potential wiring for supplying a lower potential of the scan pulse,
    The peripheral circuit transistor has a gate, a first insulating film, a semiconductor layer formed of amorphous silicon, a drain electrode and a source electrode,
    The liquid crystal display device, wherein the conductive layer is connected to the lower potential wiring, and the lower potential is supplied to the conductive layer.
  2. In the peripheral circuit transistor, a space is provided between the drain electrode and the source electrode provided on the semiconductor layer in a direction parallel to the first substrate,
    The conductive layer covers the space;
    The display device according to claim 1, wherein an inorganic insulating layer is provided in a direction perpendicular to the first substrate between the portion of the semiconductor layer corresponding to the space and the conductive layer.
  3.   The display device according to claim 1, wherein the inorganic insulating layer has a thickness of 50 nm to 1000 nm.
JP2017039795A 2017-03-02 2017-03-02 Liquid crystal display Active JP6326518B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2017039795A JP6326518B2 (en) 2017-03-02 2017-03-02 Liquid crystal display

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017039795A JP6326518B2 (en) 2017-03-02 2017-03-02 Liquid crystal display

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2013260579 Division 2013-12-17

Publications (3)

Publication Number Publication Date
JP2017102485A JP2017102485A (en) 2017-06-08
JP2017102485A5 true JP2017102485A5 (en) 2017-07-20
JP6326518B2 JP6326518B2 (en) 2018-05-16

Family

ID=59016938

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017039795A Active JP6326518B2 (en) 2017-03-02 2017-03-02 Liquid crystal display

Country Status (1)

Country Link
JP (1) JP6326518B2 (en)

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4069648B2 (en) * 2002-03-15 2008-04-02 カシオ計算機株式会社 Semiconductor device and display driving device
JP2006174294A (en) * 2004-12-17 2006-06-29 Alps Electric Co Ltd Driver circuit, shift register and liquid crystal driving circuit
JP2009128678A (en) * 2007-11-26 2009-06-11 Mitsubishi Electric Corp Image display panel
JP5414213B2 (en) * 2008-07-18 2014-02-12 株式会社ジャパンディスプレイ Image display device and manufacturing method thereof
TWI511288B (en) * 2009-03-27 2015-12-01 Semiconductor Energy Lab Semiconductor device
KR101929726B1 (en) * 2009-07-18 2018-12-14 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor device and method for manufacturing semiconductor device
KR101626054B1 (en) * 2009-10-19 2016-06-01 삼성디스플레이 주식회사 Display substrate, method of manufacturing the same and display apparatus having the display substrate

Similar Documents

Publication Publication Date Title
JP2017074483A5 (en)
JP2017113031A5 (en)
JP2018064580A5 (en)
JP2018085117A5 (en)
JP2017141460A5 (en)
JP2017199031A5 (en)
JP2017129350A5 (en)
JP2018038436A5 (en)
JP2018085988A5 (en)
JP2019526123A5 (en)
JP2019012131A5 (en)
JP2018083800A5 (en)
JP2019526635A5 (en)
JP2019515650A5 (en)
JP2019532926A5 (en)
JP2019504997A5 (en)
JP2017115246A5 (en)
JP2017208071A5 (en)
JP2017152384A5 (en)
JP2019513202A5 (en)
JP2019526642A5 (en)
JP2018200525A5 (en)
JP2018204461A5 (en)
JP2019506225A5 (en)
JP2018136840A5 (en)