JP2015529363A5 - - Google Patents

Download PDF

Info

Publication number
JP2015529363A5
JP2015529363A5 JP2015529830A JP2015529830A JP2015529363A5 JP 2015529363 A5 JP2015529363 A5 JP 2015529363A5 JP 2015529830 A JP2015529830 A JP 2015529830A JP 2015529830 A JP2015529830 A JP 2015529830A JP 2015529363 A5 JP2015529363 A5 JP 2015529363A5
Authority
JP
Japan
Prior art keywords
data
instruction
processor
memory
adjacent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015529830A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015529363A (ja
JP6388865B2 (ja
Filing date
Publication date
Priority claimed from US13/602,958 external-priority patent/US9183614B2/en
Application filed filed Critical
Publication of JP2015529363A publication Critical patent/JP2015529363A/ja
Publication of JP2015529363A5 publication Critical patent/JP2015529363A5/ja
Application granted granted Critical
Publication of JP6388865B2 publication Critical patent/JP6388865B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2015529830A 2012-09-04 2013-08-09 相互関係のある二次元データセットを効率的かつ高速に処理するプロセッサ、システム、および方法 Expired - Fee Related JP6388865B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/602,958 2012-09-04
US13/602,958 US9183614B2 (en) 2011-09-03 2012-09-04 Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets
PCT/US2013/054340 WO2014039210A1 (en) 2012-09-04 2013-08-09 Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets

Publications (3)

Publication Number Publication Date
JP2015529363A JP2015529363A (ja) 2015-10-05
JP2015529363A5 true JP2015529363A5 (https=) 2016-09-23
JP6388865B2 JP6388865B2 (ja) 2018-09-12

Family

ID=49036636

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015529830A Expired - Fee Related JP6388865B2 (ja) 2012-09-04 2013-08-09 相互関係のある二次元データセットを効率的かつ高速に処理するプロセッサ、システム、および方法

Country Status (6)

Country Link
US (4) US9183614B2 (https=)
EP (1) EP2893460A1 (https=)
JP (1) JP6388865B2 (https=)
KR (1) KR102106360B1 (https=)
HK (1) HK1210530A1 (https=)
WO (1) WO2014039210A1 (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9183614B2 (en) * 2011-09-03 2015-11-10 Mireplica Technology, Llc Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets
CN105608022B (zh) * 2014-11-25 2017-08-01 南方电网科学研究院有限责任公司 一种基于倒排技术的智能安全芯片的指令分发方法和系统
US9898292B2 (en) 2015-02-25 2018-02-20 Mireplica Technology, Llc Hardware instruction generation unit for specialized processors
WO2017015649A1 (en) * 2015-07-23 2017-01-26 Mireplica Technology, Llc Performance enhancement for two-dimensional array processor
US10535114B2 (en) * 2015-08-18 2020-01-14 Nvidia Corporation Controlling multi-pass rendering sequences in a cache tiling architecture
US10204396B2 (en) 2016-02-26 2019-02-12 Google Llc Compiler managed memory for image processor
CN106603692B (zh) * 2016-12-27 2020-12-01 中国银联股份有限公司 一种分布式存储系统中的数据存储方法及装置
CN111126589B (zh) * 2019-12-31 2022-05-20 昆仑芯(北京)科技有限公司 神经网络数据处理装置、方法和电子设备
CN113568665B (zh) 2020-04-29 2023-11-17 北京希姆计算科技有限公司 一种数据处理装置
CN113341959B (zh) * 2021-05-25 2022-02-11 吉利汽车集团有限公司 一种机器人数据统计方法及其系统
US12050532B2 (en) 2022-09-23 2024-07-30 Apple Inc. Routing circuit for computer resource topology

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5129092A (en) 1987-06-01 1992-07-07 Applied Intelligent Systems,Inc. Linear chain of parallel processors and method of using same
US6948050B1 (en) * 1989-11-17 2005-09-20 Texas Instruments Incorporated Single integrated circuit embodying a dual heterogenous processors with separate instruction handling hardware
JPH04114262A (ja) * 1990-09-05 1992-04-15 Fujitsu Ltd 高速データ処理装置
JPH05151347A (ja) * 1991-11-28 1993-06-18 Olympus Optical Co Ltd 並列画像処理プロセツサ
US6116768A (en) * 1993-11-30 2000-09-12 Texas Instruments Incorporated Three input arithmetic logic unit with barrel rotator
JP5285828B2 (ja) * 1999-04-09 2013-09-11 ラムバス・インコーポレーテッド 並列データ処理装置
US7526630B2 (en) 1999-04-09 2009-04-28 Clearspeed Technology, Plc Parallel data processing apparatus
US6832307B2 (en) 2001-07-19 2004-12-14 Stmicroelectronics, Inc. Instruction fetch buffer stack fold decoder for generating foldable instruction status information
EP1763769A2 (en) 2004-05-03 2007-03-21 Silicon Optix A bit serial processing element for a simd array processor
TWI256560B (en) 2004-06-15 2006-06-11 Sunplus Technology Co Ltd A system with dynamic adjustable coprocessor numbers
US20080235490A1 (en) * 2004-06-18 2008-09-25 Anthony Mark Jones System for configuring a processor array
US8024549B2 (en) * 2005-03-04 2011-09-20 Mtekvision Co., Ltd. Two-dimensional processor array of processing elements
US8032688B2 (en) 2005-06-30 2011-10-04 Intel Corporation Micro-tile memory interfaces
US8878860B2 (en) 2006-12-28 2014-11-04 Intel Corporation Accessing memory using multi-tiling
JP5101128B2 (ja) 2007-02-21 2012-12-19 株式会社東芝 メモリ管理システム
US20080235493A1 (en) 2007-03-23 2008-09-25 Qualcomm Incorporated Instruction communication techniques for multi-processor system
US10078620B2 (en) 2011-05-27 2018-09-18 New York University Runtime reconfigurable dataflow processor with multi-port memory access module
US9183614B2 (en) 2011-09-03 2015-11-10 Mireplica Technology, Llc Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets

Similar Documents

Publication Publication Date Title
JP2015529363A5 (https=)
KR102888093B1 (ko) 전용 저 레이턴시 링크를 사용한 다수의 하드웨어 가속기에 대한 통합된 어드레스 공간
KR102106360B1 (ko) 2-차원의 상호관련된 데이터 세트들의 효율적인 고-처리량 프로세싱을 위한 프로세서, 시스템 및 방법
EP3343563A1 (en) Matrix storage using data shifting memory
CN115100017A (zh) 用于处理图像的图像处理器和方法
US10998070B2 (en) Shift register with reduced wiring complexity
US20110173416A1 (en) Data processing device and parallel processing unit
JP2009271724A (ja) ハードウェアエンジン制御装置
CN108804356A (zh) 数据传输装置及方法
JP2005209207A (ja) アレイプロセッサにおいてデータを管理するための方法、およびアレイプロセッサ
US20180095929A1 (en) Scratchpad memory with bank tiling for localized and random data access
US9129085B2 (en) Memory controller and SIMD processor
CN101427264A (zh) 用于位平面数据的高密度存储和处理的方法和装置
US9996500B2 (en) Apparatus and method of a concurrent data transfer of multiple regions of interest (ROI) in an SIMD processor system
US11379389B1 (en) Communicating between data processing engines using shared memory
CN103914429A (zh) 用于粗粒度动态可重构阵列的多模式数据传输互连器
US12405794B2 (en) Signal processing apparatus and non-transitory computer-readable storage medium
US20260003634A1 (en) Automatic data routing module for an simd architecture computer
US20260030198A1 (en) Controllers in data processing engine columns
WO2016051435A1 (en) Data transfer apparatus and microcomputer
US20260030052A1 (en) Executing workloads across data processing engine columns
JP5488609B2 (ja) リングバスによって相互接続された複数の処理要素を有する単一命令多重データ（ｓｉｍｄ）プロセッサ
JP2555123B2 (ja) メモリアクセス管理方式
JP2007087086A (ja) Ｄｍａ転送システム
JP2017207798A (ja) 並列演算装置におけるデータ処理方法および並列演算装置