JP6251130B2
(ja)
*
|
2013-06-17 |
2017-12-20 |
アイメックImec |
磁気メモリ素子
|
US9583696B2
(en)
*
|
2014-03-12 |
2017-02-28 |
Qualcomm Incorporated |
Reference layer for perpendicular magnetic anisotropy magnetic tunnel junction
|
US10438997B2
(en)
|
2014-05-21 |
2019-10-08 |
Avalanche Technology, Inc. |
Multilayered seed structure for magnetic memory element including a CoFeB seed layer
|
US10050083B2
(en)
|
2014-05-21 |
2018-08-14 |
Avalanche Technology, Inc. |
Magnetic structure with multilayered seed
|
US10347691B2
(en)
|
2014-05-21 |
2019-07-09 |
Avalanche Technology, Inc. |
Magnetic memory element with multilayered seed structure
|
US9496489B2
(en)
|
2014-05-21 |
2016-11-15 |
Avalanche Technology, Inc. |
Magnetic random access memory with multilayered seed structure
|
JP5848494B1
(ja)
|
2015-02-02 |
2016-01-27 |
キヤノンアネルバ株式会社 |
垂直磁化型mtj素子の製造方法
|
US9972774B2
(en)
*
|
2015-02-27 |
2018-05-15 |
Globalfoundries Singapore Pte. Ltd. |
Magnetic memory with high thermal budget
|
US9876163B2
(en)
|
2015-03-05 |
2018-01-23 |
Globalfoundries Singapore Pte. Ltd. |
Magnetic memory with tunneling magnetoresistance enhanced spacer layer
|
US9666640B2
(en)
|
2015-03-16 |
2017-05-30 |
Globalfoundries Singapore Pte. Ltd. |
High thermal budget magnetic memory
|
US10128309B2
(en)
|
2015-03-27 |
2018-11-13 |
Globalfoundries Singapore Pte. Ltd. |
Storage layer for magnetic memory with high thermal stability
|
US9728712B2
(en)
|
2015-04-21 |
2017-08-08 |
Spin Transfer Technologies, Inc. |
Spin transfer torque structure for MRAM devices having a spin current injection capping layer
|
US10468590B2
(en)
|
2015-04-21 |
2019-11-05 |
Spin Memory, Inc. |
High annealing temperature perpendicular magnetic anisotropy structure for magnetic random access memory
|
US9853206B2
(en)
|
2015-06-16 |
2017-12-26 |
Spin Transfer Technologies, Inc. |
Precessional spin current structure for MRAM
|
US9831419B2
(en)
|
2015-07-13 |
2017-11-28 |
Western Digital Technologies, Inc. |
Magnetoresistive device with laminate insertion layer in the free layer
|
US9773974B2
(en)
|
2015-07-30 |
2017-09-26 |
Spin Transfer Technologies, Inc. |
Polishing stop layer(s) for processing arrays of semiconductor elements
|
US9715892B1
(en)
*
|
2015-07-31 |
2017-07-25 |
Seagate Technology Llc |
Data reader shield seed buffer
|
US10163479B2
(en)
|
2015-08-14 |
2018-12-25 |
Spin Transfer Technologies, Inc. |
Method and apparatus for bipolar memory write-verify
|
KR102465539B1
(ko)
|
2015-09-18 |
2022-11-11 |
삼성전자주식회사 |
자기 터널 접합 구조체를 포함하는 반도체 소자 및 그의 형성 방법
|
US10297745B2
(en)
|
2015-11-02 |
2019-05-21 |
Globalfoundries Singapore Pte. Ltd. |
Composite spacer layer for magnetoresistive memory
|
US9825220B2
(en)
|
2015-11-16 |
2017-11-21 |
Samsung Electronics Co., Ltd. |
B2-MTJ design with texture blocking decoupling layer for sub-25 nm STT-MRAM
|
US10483320B2
(en)
|
2015-12-10 |
2019-11-19 |
Everspin Technologies, Inc. |
Magnetoresistive stack with seed region and method of manufacturing the same
|
WO2017100547A1
(en)
|
2015-12-10 |
2017-06-15 |
Everspin Technologies, Inc. |
Magnetoresistive stack, seed region therefor and method of manufacturing same
|
US9741926B1
(en)
|
2016-01-28 |
2017-08-22 |
Spin Transfer Technologies, Inc. |
Memory cell having magnetic tunnel junction and thermal stability enhancement layer
|
US9673385B1
(en)
*
|
2016-03-24 |
2017-06-06 |
Headway Technologies, Inc. |
Seed layer for growth of <111> magnetic materials
|
US10361361B2
(en)
*
|
2016-04-08 |
2019-07-23 |
International Business Machines Corporation |
Thin reference layer for STT MRAM
|
JP6679455B2
(ja)
|
2016-09-20 |
2020-04-15 |
キオクシア株式会社 |
磁気抵抗素子及び磁気メモリ
|
US10437491B2
(en)
|
2016-09-27 |
2019-10-08 |
Spin Memory, Inc. |
Method of processing incomplete memory operations in a memory device during a power up sequence and a power down sequence using a dynamic redundancy register
|
US10446210B2
(en)
|
2016-09-27 |
2019-10-15 |
Spin Memory, Inc. |
Memory instruction pipeline with a pre-read stage for a write operation for reducing power consumption in a memory device that uses dynamic redundancy registers
|
US10546625B2
(en)
|
2016-09-27 |
2020-01-28 |
Spin Memory, Inc. |
Method of optimizing write voltage based on error buffer occupancy
|
US11119936B2
(en)
|
2016-09-27 |
2021-09-14 |
Spin Memory, Inc. |
Error cache system with coarse and fine segments for power optimization
|
US10628316B2
(en)
|
2016-09-27 |
2020-04-21 |
Spin Memory, Inc. |
Memory device with a plurality of memory banks where each memory bank is associated with a corresponding memory instruction pipeline and a dynamic redundancy register
|
US10991410B2
(en)
|
2016-09-27 |
2021-04-27 |
Spin Memory, Inc. |
Bi-polar write scheme
|
US10818331B2
(en)
|
2016-09-27 |
2020-10-27 |
Spin Memory, Inc. |
Multi-chip module for MRAM devices with levels of dynamic redundancy registers
|
US10366774B2
(en)
|
2016-09-27 |
2019-07-30 |
Spin Memory, Inc. |
Device with dynamic redundancy registers
|
US10437723B2
(en)
|
2016-09-27 |
2019-10-08 |
Spin Memory, Inc. |
Method of flushing the contents of a dynamic redundancy register to a secure storage area during a power down in a memory device
|
US10460781B2
(en)
|
2016-09-27 |
2019-10-29 |
Spin Memory, Inc. |
Memory device with a dual Y-multiplexer structure for performing two simultaneous operations on the same row of a memory bank
|
US10360964B2
(en)
|
2016-09-27 |
2019-07-23 |
Spin Memory, Inc. |
Method of writing contents in memory during a power up sequence using a dynamic redundancy register in a memory device
|
US11119910B2
(en)
|
2016-09-27 |
2021-09-14 |
Spin Memory, Inc. |
Heuristics for selecting subsegments for entry in and entry out operations in an error cache system with coarse and fine grain segments
|
US11151042B2
(en)
|
2016-09-27 |
2021-10-19 |
Integrated Silicon Solution, (Cayman) Inc. |
Error cache segmentation for power reduction
|
US10665777B2
(en)
|
2017-02-28 |
2020-05-26 |
Spin Memory, Inc. |
Precessional spin current structure with non-magnetic insertion layer for MRAM
|
US10672976B2
(en)
|
2017-02-28 |
2020-06-02 |
Spin Memory, Inc. |
Precessional spin current structure with high in-plane magnetization for MRAM
|
US10032978B1
(en)
|
2017-06-27 |
2018-07-24 |
Spin Transfer Technologies, Inc. |
MRAM with reduced stray magnetic fields
|
EP3460811B1
(en)
|
2017-09-20 |
2020-06-17 |
IMEC vzw |
Magnetic layer structure for magnetic tunnel junction device
|
US10734013B2
(en)
|
2017-10-03 |
2020-08-04 |
Western Digital Technologies, Inc. |
Spin transfer torque (STT) device with multilayer seed layers for magnetic recording and memory
|
US10489245B2
(en)
|
2017-10-24 |
2019-11-26 |
Spin Memory, Inc. |
Forcing stuck bits, waterfall bits, shunt bits and low TMR bits to short during testing and using on-the-fly bit failure detection and bit redundancy remapping techniques to correct them
|
US10529439B2
(en)
|
2017-10-24 |
2020-01-07 |
Spin Memory, Inc. |
On-the-fly bit failure detection and bit redundancy remapping techniques to correct for fixed bit defects
|
US10481976B2
(en)
|
2017-10-24 |
2019-11-19 |
Spin Memory, Inc. |
Forcing bits as bad to widen the window between the distributions of acceptable high and low resistive bits thereby lowering the margin and increasing the speed of the sense amplifiers
|
US10656994B2
(en)
|
2017-10-24 |
2020-05-19 |
Spin Memory, Inc. |
Over-voltage write operation of tunnel magnet-resistance (“TMR”) memory device and correcting failure bits therefrom by using on-the-fly bit failure detection and bit redundancy remapping techniques
|
US10679685B2
(en)
|
2017-12-27 |
2020-06-09 |
Spin Memory, Inc. |
Shared bit line array architecture for magnetoresistive memory
|
US10891997B2
(en)
|
2017-12-28 |
2021-01-12 |
Spin Memory, Inc. |
Memory array with horizontal source line and a virtual source line
|
US10395712B2
(en)
|
2017-12-28 |
2019-08-27 |
Spin Memory, Inc. |
Memory array with horizontal source line and sacrificial bitline per virtual source
|
US10811594B2
(en)
|
2017-12-28 |
2020-10-20 |
Spin Memory, Inc. |
Process for hard mask development for MRAM pillar formation using photolithography
|
US10424726B2
(en)
|
2017-12-28 |
2019-09-24 |
Spin Memory, Inc. |
Process for improving photoresist pillar adhesion during MRAM fabrication
|
US10840439B2
(en)
|
2017-12-29 |
2020-11-17 |
Spin Memory, Inc. |
Magnetic tunnel junction (MTJ) fabrication methods and systems
|
US10784439B2
(en)
|
2017-12-29 |
2020-09-22 |
Spin Memory, Inc. |
Precessional spin current magnetic tunnel junction devices and methods of manufacture
|
US10236047B1
(en)
|
2017-12-29 |
2019-03-19 |
Spin Memory, Inc. |
Shared oscillator (STNO) for MRAM array write-assist in orthogonal STT-MRAM
|
US10367139B2
(en)
|
2017-12-29 |
2019-07-30 |
Spin Memory, Inc. |
Methods of manufacturing magnetic tunnel junction devices
|
US10199083B1
(en)
|
2017-12-29 |
2019-02-05 |
Spin Transfer Technologies, Inc. |
Three-terminal MRAM with ac write-assist for low read disturb
|
US10886330B2
(en)
|
2017-12-29 |
2021-01-05 |
Spin Memory, Inc. |
Memory device having overlapping magnetic tunnel junctions in compliance with a reference pitch
|
US10360961B1
(en)
|
2017-12-29 |
2019-07-23 |
Spin Memory, Inc. |
AC current pre-charge write-assist in orthogonal STT-MRAM
|
US10424723B2
(en)
|
2017-12-29 |
2019-09-24 |
Spin Memory, Inc. |
Magnetic tunnel junction devices including an optimization layer
|
US10236048B1
(en)
|
2017-12-29 |
2019-03-19 |
Spin Memory, Inc. |
AC current write-assist in orthogonal STT-MRAM
|
US10270027B1
(en)
|
2017-12-29 |
2019-04-23 |
Spin Memory, Inc. |
Self-generating AC current assist in orthogonal STT-MRAM
|
US10840436B2
(en)
|
2017-12-29 |
2020-11-17 |
Spin Memory, Inc. |
Perpendicular magnetic anisotropy interface tunnel junction devices and methods of manufacture
|
US10546624B2
(en)
|
2017-12-29 |
2020-01-28 |
Spin Memory, Inc. |
Multi-port random access memory
|
US10229724B1
(en)
|
2017-12-30 |
2019-03-12 |
Spin Memory, Inc. |
Microwave write-assist in series-interconnected orthogonal STT-MRAM devices
|
US10255962B1
(en)
|
2017-12-30 |
2019-04-09 |
Spin Memory, Inc. |
Microwave write-assist in orthogonal STT-MRAM
|
US10236439B1
(en)
|
2017-12-30 |
2019-03-19 |
Spin Memory, Inc. |
Switching and stability control for perpendicular magnetic tunnel junction device
|
US10141499B1
(en)
|
2017-12-30 |
2018-11-27 |
Spin Transfer Technologies, Inc. |
Perpendicular magnetic tunnel junction device with offset precessional spin current layer
|
US10319900B1
(en)
|
2017-12-30 |
2019-06-11 |
Spin Memory, Inc. |
Perpendicular magnetic tunnel junction device with precessional spin current layer having a modulated moment density
|
US10339993B1
(en)
|
2017-12-30 |
2019-07-02 |
Spin Memory, Inc. |
Perpendicular magnetic tunnel junction device with skyrmionic assist layers for free layer switching
|
US10468588B2
(en)
|
2018-01-05 |
2019-11-05 |
Spin Memory, Inc. |
Perpendicular magnetic tunnel junction device with skyrmionic enhancement layers for the precessional spin current magnetic layer
|
US10438996B2
(en)
|
2018-01-08 |
2019-10-08 |
Spin Memory, Inc. |
Methods of fabricating magnetic tunnel junctions integrated with selectors
|
US10438995B2
(en)
|
2018-01-08 |
2019-10-08 |
Spin Memory, Inc. |
Devices including magnetic tunnel junctions integrated with selectors
|
US10475495B2
(en)
*
|
2018-02-14 |
2019-11-12 |
Globalfoundries Singapore Pte. Ltd. |
Integrated circuits with magnetic tunnel junctions and methods of producing the same
|
US10446744B2
(en)
|
2018-03-08 |
2019-10-15 |
Spin Memory, Inc. |
Magnetic tunnel junction wafer adaptor used in magnetic annealing furnace and method of using the same
|
US10388861B1
(en)
|
2018-03-08 |
2019-08-20 |
Spin Memory, Inc. |
Magnetic tunnel junction wafer adaptor used in magnetic annealing furnace and method of using the same
|
US20190296220A1
(en)
|
2018-03-23 |
2019-09-26 |
Spin Transfer Technologies, Inc. |
Magnetic Tunnel Junction Devices Including an Annular Free Magnetic Layer and a Planar Reference Magnetic Layer
|
US20190304521A1
(en)
*
|
2018-03-28 |
2019-10-03 |
Globalfoundries Singapore Pte. Ltd. |
Magnetic random access memory structures, integrated circuits, and methods for fabricating the same
|
US10944050B2
(en)
*
|
2018-05-08 |
2021-03-09 |
Applied Materials, Inc. |
Magnetic tunnel junction structures and methods of manufacture thereof
|
US10411185B1
(en)
|
2018-05-30 |
2019-09-10 |
Spin Memory, Inc. |
Process for creating a high density magnetic tunnel junction array test platform
|
US10468171B1
(en)
|
2018-06-27 |
2019-11-05 |
Globalfoundries Singapore Pte. Ltd. |
Integrated circuits with magnetic tunnel junctions and methods of producing the same
|
US10559338B2
(en)
|
2018-07-06 |
2020-02-11 |
Spin Memory, Inc. |
Multi-bit cell read-out techniques
|
US10593396B2
(en)
|
2018-07-06 |
2020-03-17 |
Spin Memory, Inc. |
Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations
|
US10692569B2
(en)
|
2018-07-06 |
2020-06-23 |
Spin Memory, Inc. |
Read-out techniques for multi-bit cells
|
US10600478B2
(en)
|
2018-07-06 |
2020-03-24 |
Spin Memory, Inc. |
Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations
|
US10468592B1
(en)
*
|
2018-07-09 |
2019-11-05 |
Applied Materials, Inc. |
Magnetic tunnel junctions and methods of fabrication thereof
|
US10699761B2
(en)
|
2018-09-18 |
2020-06-30 |
Spin Memory, Inc. |
Word line decoder memory architecture
|
US11621293B2
(en)
|
2018-10-01 |
2023-04-04 |
Integrated Silicon Solution, (Cayman) Inc. |
Multi terminal device stack systems and methods
|
US10971680B2
(en)
|
2018-10-01 |
2021-04-06 |
Spin Memory, Inc. |
Multi terminal device stack formation methods
|
US10580827B1
(en)
|
2018-11-16 |
2020-03-03 |
Spin Memory, Inc. |
Adjustable stabilizer/polarizer method for MRAM with enhanced stability and efficient switching
|
CN113039658A
(zh)
*
|
2018-11-19 |
2021-06-25 |
艾沃思宾技术公司 |
具有晶种区域的磁阻堆叠及其制造方法
|
US11107979B2
(en)
|
2018-12-28 |
2021-08-31 |
Spin Memory, Inc. |
Patterned silicide structures and methods of manufacture
|