JP2010192488A - Plasma processing apparatus - Google Patents

Plasma processing apparatus Download PDF

Info

Publication number
JP2010192488A
JP2010192488A JP2009032145A JP2009032145A JP2010192488A JP 2010192488 A JP2010192488 A JP 2010192488A JP 2009032145 A JP2009032145 A JP 2009032145A JP 2009032145 A JP2009032145 A JP 2009032145A JP 2010192488 A JP2010192488 A JP 2010192488A
Authority
JP
Japan
Prior art keywords
substrate
base
electrode
plasma
outer peripheral
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009032145A
Other languages
Japanese (ja)
Other versions
JP5250445B2 (en
Inventor
Takashi Yamamoto
孝 山本
Toshiyasu Hayami
利泰 速水
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Precision Products Co Ltd
Original Assignee
Sumitomo Precision Products Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Precision Products Co Ltd filed Critical Sumitomo Precision Products Co Ltd
Priority to JP2009032145A priority Critical patent/JP5250445B2/en
Publication of JP2010192488A publication Critical patent/JP2010192488A/en
Application granted granted Critical
Publication of JP5250445B2 publication Critical patent/JP5250445B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a plasma processing apparatus capable of preventing process gas or reactive products from remaining on the upper side at the outer peripheral side edge of a substrate, and capable of uniformly applying a bias potential to a base stage. <P>SOLUTION: A plasma processing apparatus 1 includes a process chamber 11, a base stage which is arranged in the process chamber 11 and on which a substrate K is placed, a gas supply device for supplying process gas, a plasma generating device 40 for causing the supplied process gas to be plasma, a high frequency power source 45 for applying a high frequency voltage to an electrode 17 of the base stage, a protective member 25 which is formed in ring and plate, to cover the upper surface at the outer peripheral side edge of the substrate K placed on the base stage from the inner peripheral side edge, and a driving device 23 which drives the base stage so that the substrate K on the base stage is raised/lowered between a protective position where the substrate K on the base stage is covered with the protecting member 25 and an escape position not covered with the protecting member. The protective member 25 is formed in such plate thickness so that the height from the upper surface of the substrate K to the upper surface of the protective member 25 is 1-5 mm when the base stage is moved to the protective position. <P>COPYRIGHT: (C)2010,JPO&INPIT

Description

本発明は、処理チャンバ内に所定の処理ガスを供給してプラズマ化し、プラズマ化した処理ガスによって処理チャンバ内の基板を処理するプラズマ処理装置に関する。   The present invention relates to a plasma processing apparatus that supplies a predetermined processing gas into a processing chamber to generate plasma, and processes a substrate in the processing chamber with the plasma processing gas.

プラズマ処理の一例としてエッチング処理があり、このエッチング処理の対象となる基板(例えば、シリコン基板)の外周側縁部上面には、レジスト膜や酸化膜が形成されていないことがある。この場合、処理チャンバ内に配置された基台上に基板を載置した後、前記処理チャンバ内に処理ガスを供給,プラズマ化するとともに、前記基台にバイアス電位を与えて前記基板にプラズマ処理を施すと、前記基板上面の、レジスト膜や酸化膜が形成されていない環状の部分がエッチングされることになる。   As an example of the plasma processing, there is an etching processing, and a resist film or an oxide film may not be formed on the upper surface of the outer peripheral side edge of a substrate (for example, a silicon substrate) to be subjected to the etching processing. In this case, after the substrate is placed on a base placed in the processing chamber, a processing gas is supplied into the processing chamber and converted into plasma, and a bias potential is applied to the base to perform plasma processing on the substrate. As a result, the annular portion of the upper surface of the substrate where no resist film or oxide film is formed is etched.

しかしながら、この部分のエッチングを防止する必要がある場合もあり、このようなときには、例えば、特開平5−347362号公報に記載された保持具により基板を保持すると効果的である。   However, it may be necessary to prevent this portion from being etched. In such a case, for example, it is effective to hold the substrate by a holder described in Japanese Patent Laid-Open No. 5-347362.

この保持具は、基板が載置される円形状のステージと、このステージに載置された基板の外周側縁部上面を押さえるリング状の押さえと、この押さえを昇降させる、前記ステージに取り付けられたシリンダとを備えて構成されており、基板の外周側縁部上面が押さえによって押さえられているので、この基板の外周側縁部上面については、ステージに与えられたバイアス電位によるイオン入射が行われず、エッチングが防止される。   The holder is attached to the stage, a circular stage on which the substrate is placed, a ring-shaped presser that holds the upper surface of the outer peripheral side edge of the substrate placed on the stage, and the presser that moves up and down. Since the upper surface of the outer peripheral side edge of the substrate is pressed by the pressing member, the upper surface of the outer peripheral side edge of the substrate is subjected to ion incidence by a bias potential applied to the stage. Thus, etching is prevented.

特開平5−347362号公報Japanese Patent Laid-Open No. 5-347362

ところが、上記保持具では、基板の外周側縁部上面のエッチングが防止されるものの、以下に説明するような問題があった。即ち、押さえの厚みが厚く、ステージ上の基板上面から押さえ上面までの高さが高いため、エッチング処理に費やされた処理ガスやエッチング処理で生じた反応生成物が、押さえの内周部であって基板の外周側縁部の上側に滞留し易く、これらをスムーズに排気することができないという問題、ステージの、基板の外周側縁部にバイアス電位がかかり難く、ステージにかかるバイアス電位が不均一になるという問題があった。そして、これらの問題のために、エッチングにより形成される穴や溝の側壁が基板上面に対して垂直ではなく、傾斜するなど、エッチング形状が悪くなって基板を高精度にエッチングすることができなかった。   However, the above-mentioned holder has problems as described below, although etching of the upper surface of the outer peripheral side edge of the substrate is prevented. That is, since the thickness of the presser is thick and the height from the upper surface of the substrate on the stage to the upper surface of the presser is high, the processing gas consumed in the etching process and the reaction products generated by the etching process are generated at the inner periphery of the presser. Therefore, they are likely to stay above the outer peripheral edge of the substrate, and they cannot be exhausted smoothly. It is difficult to apply a bias potential to the outer peripheral edge of the stage, and the bias potential applied to the stage is not good. There was a problem of uniformity. And due to these problems, the sidewalls of holes and grooves formed by etching are not perpendicular to the top surface of the substrate, but are inclined, and the etching shape becomes poor and the substrate cannot be etched with high accuracy. It was.

本発明は、以上の実情に鑑みなされたものであって、プラズマ処理に費やされた処理ガスやプラズマ処理で生じた反応生成物が基板の外周側縁部の上側に滞留するのを防止することができるとともに、基板が載置される基台にバイアス電位を均一にかけることができるプラズマ処理装置の提供をその目的とする。   The present invention has been made in view of the above circumstances, and prevents the processing gas spent in the plasma processing and the reaction product generated in the plasma processing from staying on the upper peripheral edge of the substrate. It is another object of the present invention to provide a plasma processing apparatus that can apply a bias potential uniformly to a base on which a substrate is placed.

上記目的を達成するための本発明は、
閉塞空間を有する処理チャンバと、
高周波電圧が印加される電極、及び、この電極上に設けられ、基板が載置される絶縁体を有し、前記処理チャンバ内に配設される基台と、
前記基台の絶縁体上に載置された基板を吸着してこの基台上に固定する吸着手段と、
前記処理チャンバ内に処理ガスを供給するガス供給手段と、
前記処理チャンバ内に供給された処理ガスをプラズマ化するプラズマ生成手段と、
前記基台の電極に高周波電圧を印加する電圧印加手段と、
前記処理チャンバ内のガスを排気して内部を減圧する排気手段と、
環状且つ板状に形成され、その内周側縁部によって、前記基台上に載置された基板の外周側縁部上面を覆う保護部材と、
前記基台及び保護部材のいずれか一方を昇降させ、これを、前記基台上の基板が前記保護部材により覆われる保護位置と、覆われない退避位置との間で移動させる駆動手段とを備えたプラズマ処理装置であって、
前記保護部材の少なくとも前記基板を覆う部分は、前記保護位置において、前記基板上面から前記保護部材上面までの高さが1mm以上5mm以下となる板厚に形成されてなることを特徴とするプラズマ処理装置に係る。
To achieve the above object, the present invention provides:
A processing chamber having an enclosed space;
An electrode to which a high-frequency voltage is applied, and an insulator provided on the electrode and on which a substrate is placed, and a base disposed in the processing chamber;
An adsorbing means for adsorbing and fixing the substrate placed on the insulator of the base on the base;
Gas supply means for supplying a processing gas into the processing chamber;
Plasma generating means for converting the processing gas supplied into the processing chamber into plasma;
Voltage applying means for applying a high frequency voltage to the electrode of the base;
Exhaust means for exhausting the gas in the processing chamber to depressurize the interior;
A protective member which is formed in an annular and plate shape and covers the upper surface of the outer peripheral side edge of the substrate placed on the base by the inner peripheral side edge thereof;
Drive means for moving up or down one of the base and the protection member and moving the base between a protection position where the substrate on the base is covered by the protection member and a retracted position where it is not covered A plasma processing apparatus,
The plasma processing is characterized in that at least a portion of the protective member covering the substrate is formed with a plate thickness such that a height from the upper surface of the substrate to the upper surface of the protective member is 1 mm or more and 5 mm or less at the protection position. Related to the device.

この発明によれば、基台の絶縁体上に基板が載置され、吸着手段によって基台上に固定された後、駆動手段により基台及び保護部材のいずれか一方が駆動されて退避位置から保護位置に昇降移動せしめられ、基台上の基板の外周側縁部上面が保護部材の内周側縁部により覆われると、ガス供給手段により処理チャンバ内に処理ガスが供給され、供給された処理ガスがプラズマ生成手段によりプラズマ化されるとともに、電圧印加手段により高周波電圧が基台の電極に印加されてこの電極と処理ガスのプラズマとの間に電位差(バイアス電位)が生ぜしめられる。尚、処理チャンバ内のガスは排気手段によって排気されており、内部の圧力が所定圧力に減圧されている。   According to the present invention, after the substrate is placed on the insulator of the base and fixed on the base by the suction means, either the base or the protection member is driven by the driving means from the retracted position. When the upper surface of the outer peripheral side edge of the substrate on the base is covered with the inner peripheral side edge of the protective member, the processing gas is supplied and supplied into the processing chamber by the gas supply means. The processing gas is turned into plasma by the plasma generating means, and a high frequency voltage is applied to the base electrode by the voltage applying means, and a potential difference (bias potential) is generated between the electrode and the plasma of the processing gas. The gas in the processing chamber is exhausted by the exhaust means, and the internal pressure is reduced to a predetermined pressure.

そして、基台上の基板には、プラズマ中のラジカルや、バイアス電位により基板側に移動,入射するプラズマ中のイオンによって所定のプラズマ処理が施されるが、このとき、基板の外周側縁部上面におけるイオン入射が保護部材によって防止され、これにより、基板は、その外周側縁部上面を除いた部分がプラズマ処理される。   The substrate on the base is subjected to a predetermined plasma treatment by radicals in the plasma and ions in the plasma that are moved and incident on the substrate side by a bias potential. Ion incidence on the upper surface is prevented by the protective member, whereby the substrate is subjected to plasma processing except for the upper surface of the outer peripheral edge.

尚、前記保護位置とは、保護部材により基台上の基板が覆われる位置のことであり、前記退避位置とは、保護部材により基台上の基板が覆われない位置のことである。また、前記プラズマ処理としては、例えば、エッチング処理,アッシング処理及び成膜処理などを挙げることができ、このような処理の対象となる基板としては、例えば、シリコン基板やガラス基板などを挙げることができる。   The protection position is a position where the substrate on the base is covered by the protection member, and the retracted position is a position where the substrate on the base is not covered by the protection member. Examples of the plasma treatment include an etching treatment, an ashing treatment, and a film formation treatment. Examples of the substrate to be subjected to such treatment include a silicon substrate and a glass substrate. it can.

ところで、上記プラズマ処理装置では、上述のように、保護部材の少なくとも基板を覆う部分の板厚を、保護位置において基板上面から保護部材上面までの高さが1mm以上5mm以下となるように形成している。これは、1mmよりも小さいと、板厚が薄くなって強度不足となるからであり、5mmよりも大きいと、プラズマ処理に費やされた処理ガスやプラズマ処理で生じた反応生成物が、保護部材の内周部であって基板の外周側縁部の上側に滞留し易く、これらをスムーズに排気することができないという問題や、基板の外周側縁部において電極とプラズマとの間にバイアス電位が生じ難く、生じるバイアス電位が不均一になるという問題を生じるからである。   In the plasma processing apparatus, as described above, the plate thickness of at least the portion of the protective member covering the substrate is formed such that the height from the upper surface of the substrate to the upper surface of the protective member is 1 mm or more and 5 mm or less at the protection position. ing. This is because if the thickness is smaller than 1 mm, the plate thickness becomes thin and the strength is insufficient. If the thickness is larger than 5 mm, the processing gas consumed in the plasma processing and the reaction product generated in the plasma processing are protected. There is a problem that the inner periphery of the member tends to stay above the outer peripheral edge of the substrate, which cannot be exhausted smoothly, and the bias potential between the electrode and the plasma at the outer peripheral edge of the substrate. This is because there is a problem that the bias potential is not uniform and the generated bias potential becomes non-uniform.

したがって、上記範囲とすれば、ガスの流れを良くして、プラズマ処理に費やされた処理ガスやプラズマ処理で生じた反応生成物の滞留を防止することができるとともに、基板の外周側縁部において電極とプラズマとの間にバイアス電位が生じ難くなるのを防止してバイアス電位を均一に生じさせることができ、効果的にプラズマ処理を実施することができる。尚、より好ましい範囲としては、前記高さが1mm以上2mm以下となる板厚である。   Therefore, if it is within the above range, the gas flow can be improved to prevent the processing gas spent in the plasma processing and the reaction products generated by the plasma processing from staying, and the outer peripheral side edge of the substrate. In this case, it is possible to prevent the bias potential from being easily generated between the electrode and the plasma, to uniformly generate the bias potential, and to effectively perform the plasma treatment. In addition, as a more preferable range, it is the plate | board thickness from which the said height will be 1 mm or more and 2 mm or less.

尚、前記基台の電極は、その外径が前記基板の外径よりも大径に形成されて、前記基台上に固定される基板よりも外周部が外側に張り出すように設けられていることが好ましい。このようにすれば、基板の外周側縁部において電極とプラズマとの間にバイアス電位が生じ難くなるのをより効果的に防止してバイアス電位をより均一に生じさせることが可能になり、更に効果的にプラズマ処理を実施することができる。   The electrode of the base is formed so that the outer diameter thereof is larger than the outer diameter of the substrate, and the outer peripheral portion projects outward from the substrate fixed on the base. Preferably it is. In this way, it becomes possible to more effectively prevent the bias potential from being generated between the electrode and the plasma at the outer peripheral edge of the substrate, and to generate the bias potential more uniformly. Plasma treatment can be effectively performed.

また、前記基台の電極は、その外周部の、前記基台上の基板からの張出量が29mm以下となるように構成されていることが好ましい。上述のように、前記電極は、その外周部が基台上の基板よりも外側に張り出すように設けることが望ましいのであるが、その張出量が大き過ぎると、却って逆効果となる。これは、一定の高周波電圧が電極に印加されたときに生じるバイアス電位の大きさは、電極上面の表面積が大きくなるほど小さくなるので、前記張出量が大きいほど、生じるバイアス電位が小さくなるからである。このような観点から、前記張出量は29mm以下であることが好ましく、この範囲であれば、一定の高周波電圧を電極に印加したときに所定レベル以上のバイアス電位を生じさせることができる。   Moreover, it is preferable that the electrode of the said base is comprised so that the protrusion amount from the board | substrate on the said base of the outer peripheral part may be 29 mm or less. As described above, it is desirable to provide the electrode so that the outer peripheral portion protrudes outward from the substrate on the base. However, if the protruding amount is too large, the opposite effect is obtained. This is because the magnitude of the bias potential generated when a certain high-frequency voltage is applied to the electrode decreases as the surface area of the upper surface of the electrode increases, so that the generated bias potential decreases as the overhang amount increases. is there. From such a viewpoint, the overhang is preferably 29 mm or less, and within this range, a bias potential of a predetermined level or higher can be generated when a constant high-frequency voltage is applied to the electrode.

また、前記基台の絶縁体と保護部材は同一材料から構成され、前記基台の絶縁体の厚さは、前記基板の外周側縁部より中央側の領域に対応する部分の厚さ(X)が前記基板の外周側縁部付近の領域に対応する部分の厚さ(Y)よりも厚く形成され、前記厚さ(X)は、前記厚さ(Y)と、前記基板を覆う部分の前記保護部材の板厚(Z)とを合計した値と略等しいことが好ましい。このようにすれば、電極とプラズマとの間に存在する絶縁物を同じ性質(例えば、同じ比誘電率)にすることができるとともに、基台及び保護部材のいずれか一方が保護位置に移動した状態で、電極とプラズマとの間に存在する絶縁物の厚さを基板の外周側縁部においても同じにすることができるので、生じるバイアス電位を基板の全面に渡って均一にすることができる。   In addition, the base insulator and the protective member are made of the same material, and the thickness of the base insulator is the thickness of the portion corresponding to the central region from the outer peripheral edge of the substrate (X ) Is formed thicker than the thickness (Y) of the portion corresponding to the region near the outer peripheral edge of the substrate, and the thickness (X) is the thickness (Y) of the portion covering the substrate. It is preferable that it is substantially equal to the total value of the plate thickness (Z) of the protective member. In this way, the insulator existing between the electrode and the plasma can have the same property (for example, the same relative dielectric constant), and either the base or the protection member has moved to the protection position. In this state, since the thickness of the insulator existing between the electrode and the plasma can be made the same at the peripheral edge of the substrate, the generated bias potential can be made uniform over the entire surface of the substrate. .

以上のように、本発明に係るプラズマ処理装置によれば、処理ガスや反応生成物の滞留を防止すること、及び、バイアス電位を均一に生じさせることができる。これにより、基板に対しプラズマ処理を効果的に施すことができる。   As described above, according to the plasma processing apparatus of the present invention, it is possible to prevent stagnation of processing gas and reaction products and to uniformly generate a bias potential. Thereby, the plasma treatment can be effectively performed on the substrate.

本発明の一実施形態に係るエッチング装置の概略構成を示した断面図である。It is sectional drawing which showed schematic structure of the etching apparatus which concerns on one Embodiment of this invention. 図1における矢示A方向の平面図である。It is a top view of the arrow A direction in FIG. 図1におけるB部の詳細図である。FIG. 2 is a detailed view of part B in FIG. 1. 本発明の他の実施形態に係る基板保持装置の一部分の概略構成を示した断面図である。It is sectional drawing which showed schematic structure of a part of the board | substrate holding | maintenance apparatus which concerns on other embodiment of this invention. シリコン基板の中心からの距離と、エッチングによって形成される穴や溝の側壁傾斜角度との関係を示したグラフである。It is the graph which showed the relationship between the distance from the center of a silicon substrate, and the side wall inclination angle of the hole or groove | channel formed by an etching. 従来例に係る基板保持装置の一部分の概略構成を示した断面図である。It is sectional drawing which showed schematic structure of a part of the board | substrate holding | maintenance apparatus concerning a prior art example. 側壁傾斜角度を説明するための説明図である。It is explanatory drawing for demonstrating a side wall inclination angle.

以下、本発明の具体的な実施形態について、添付図面に基づき説明する。尚、図1は、本発明の一実施形態に係るエッチング装置の概略構成を示した断面図であり、図2は、図1における矢示A方向の平面図であり、図3は、図1におけるB部の詳細図である。   Hereinafter, specific embodiments of the present invention will be described with reference to the accompanying drawings. 1 is a cross-sectional view showing a schematic configuration of an etching apparatus according to an embodiment of the present invention, FIG. 2 is a plan view in the direction of arrow A in FIG. 1, and FIG. FIG.

図1乃至図3に示すように、本例のプラズマ処理装置たるエッチング装置1は、閉塞空間を有する処理チャンバ11と、エッチング対象であるシリコン基板Kを保持する基板保持装置15と、基板保持装置15により保持されたシリコン基板Kの外周側縁部上面を覆う保護部材25と、保護部材25を支持する支持部材26と、処理チャンバ11内の圧力を減圧する排気装置30と、処理チャンバ11内に処理ガスを供給するガス供給装置35と、処理チャンバ11内に供給された処理ガスをプラズマ化するプラズマ生成装置40と、基板保持装置15の第1電極17及び第2電極21に高周波電圧を印加する基台用高周波電源45などを備える。   As shown in FIGS. 1 to 3, an etching apparatus 1 as a plasma processing apparatus of this example includes a processing chamber 11 having a closed space, a substrate holding apparatus 15 that holds a silicon substrate K to be etched, and a substrate holding apparatus. 15, a protective member 25 that covers the upper surface of the outer peripheral side edge of the silicon substrate K held by 15, a support member 26 that supports the protective member 25, an exhaust device 30 that reduces the pressure in the processing chamber 11, A high-frequency voltage is applied to the gas supply device 35 for supplying the processing gas to the plasma, the plasma generation device 40 for converting the processing gas supplied into the processing chamber 11 into plasma, and the first electrode 17 and the second electrode 21 of the substrate holding device 15. A base high frequency power supply 45 to be applied is provided.

前記処理チャンバ11は、相互に連通した内部空間を有する下部容器12及び上部容器13から構成され、上部容器13は、下部容器12よりも小さく形成される。   The processing chamber 11 includes a lower container 12 and an upper container 13 having internal spaces communicating with each other. The upper container 13 is formed smaller than the lower container 12.

前記基板保持装置15は、円板状をした第1電極17と、第1電極17の上面に形成され、シリコン基板Kが上面に載置される第1絶縁体18と、第1電極17に直流電圧を印加する直流電源19とを備え、直流電源19によって第1電極17に直流電圧を印加することによりシリコン基板Kと第1絶縁体18との間に吸着力を生じさせてシリコン基板Kを吸着,保持する静電チャック16と、第1電極17が上面に配設される円板状の下部部材20と、環内部に第1電極17が配置されて内周面が第1電極17の外周面に当接するように下部部材20上に設けられる第2電極21と、第2電極21の上面及び外周面を覆うように下部部材20上に設けられる第2絶縁体22と、下部部材20の下面に接続され、この下部部材20を下降端位置と上昇端位置との間で昇降させる昇降シリンダ23とから構成されており、前記第1電極17,第1絶縁体18,下部部材20,第2電極21及び第2絶縁体22は、前記下部容器12内に配置される。   The substrate holding device 15 includes a first electrode 17 having a disk shape, a first insulator 18 formed on the upper surface of the first electrode 17, and a silicon substrate K placed on the upper surface, and a first electrode 17. A DC power source 19 for applying a DC voltage, and applying a DC voltage to the first electrode 17 by the DC power source 19 causes an adsorption force between the silicon substrate K and the first insulator 18 to generate the silicon substrate K. An electrostatic chuck 16 for adsorbing and holding the first electrode 17, a disk-like lower member 20 on which the first electrode 17 is disposed on the upper surface, the first electrode 17 is disposed inside the ring, and the inner peripheral surface is the first electrode 17. A second electrode 21 provided on the lower member 20 so as to be in contact with the outer peripheral surface of the second electrode 21, a second insulator 22 provided on the lower member 20 so as to cover the upper surface and the outer peripheral surface of the second electrode 21, and a lower member The lower member 20 is connected to the lower surface of The first electrode 17, the first insulator 18, the lower member 20, the second electrode 21, and the second insulator 22 are formed in the lower portion. Located in the container 12.

前記第1電極17及び第1絶縁体18は、その外周部がシリコン基板Kの外周部よりも内側に小さくなっており、前記第2絶縁体22は、その内周側上面が第1絶縁体18の上面よりも低くなっている。また、第2絶縁体22とシリコン基板Kの外周面との間には隙間Sが形成されており、この隙間Sが小さいと、均一にバイアス電位を生じさせ難くなることから、この隙間Sは、例えば、1.5mm〜3.5mm程度であることが好ましい。前記第2電極21は、静電チャック16上に吸着,保持されたシリコン基板Kよりも外周部が外側に張り出しており、その張出量Pが29mm以下となっている。   The outer periphery of the first electrode 17 and the first insulator 18 is smaller inward than the outer periphery of the silicon substrate K, and the upper surface of the second insulator 22 is the first insulator. It is lower than the upper surface of 18. In addition, a gap S is formed between the second insulator 22 and the outer peripheral surface of the silicon substrate K. If the gap S is small, it is difficult to generate a bias potential uniformly. For example, it is preferable that it is about 1.5 mm-3.5 mm. The second electrode 21 has an outer peripheral portion protruding outward from the silicon substrate K attracted and held on the electrostatic chuck 16, and the protruding amount P is 29 mm or less.

また、前記第1電極17及び第2電極21は、例えば、アルミニウムから構成され、前記第1絶縁体18及び第2絶縁体22は、例えば、セラミック(例えば、酸化アルミニウムからなるセラミック)から構成される。尚、前記第1電極17,第1絶縁体18,下部部材20,第2電極21及び第2絶縁体22からなる構造体は、シリコン基板Kが載置される基台として機能する。また、前記第1電極17及び第2電極21が1つの電極を、前記第1絶縁体18及び第2絶縁体22が1つの絶縁体を構成している。また、前記基板保持装置15は、図4に示すように、前記第2電極21を省略して、前記第1電極17及び第1絶縁体18の外周部に前記第2絶縁体22のみを設けるようにしても良い。   The first electrode 17 and the second electrode 21 are made of, for example, aluminum, and the first insulator 18 and the second insulator 22 are made of, for example, a ceramic (for example, a ceramic made of aluminum oxide). The The structure including the first electrode 17, the first insulator 18, the lower member 20, the second electrode 21, and the second insulator 22 functions as a base on which the silicon substrate K is placed. The first electrode 17 and the second electrode 21 constitute one electrode, and the first insulator 18 and the second insulator 22 constitute one insulator. Further, as shown in FIG. 4, the substrate holding device 15 omits the second electrode 21 and provides only the second insulator 22 on the outer periphery of the first electrode 17 and the first insulator 18. You may do it.

前記保護部材25は、アルミニウムにアルマイトコーティングを施したもの或いはセラミック(例えば、酸化アルミニウムからなるセラミック)からなる環状且つ板状の部材から構成されており、前記下部部材20が上昇端位置にあるときに、前記静電チャック16上に吸着,保持されたシリコン基板Kの外周側縁部上面を内周側縁部により覆うようになっている。また、保護部材25は、前記下部部材20が上昇端位置にあるとき、シリコン基板Kの上面からこの保護部材25の上面までの高さHが1mm以上5mm以下、より好ましくは1mm以上2mm以下となるような板厚に形成されている。尚、この保護部材25は、前記第1絶縁体18及び第2絶縁体22と同じ材料から構成することが好ましく、本例では、同一材料から構成されている。   The protective member 25 is composed of a ring-shaped and plate-shaped member made of anodized aluminum or ceramic (for example, ceramic made of aluminum oxide), and the lower member 20 is at the rising end position. Further, the upper surface of the outer peripheral side edge of the silicon substrate K attracted and held on the electrostatic chuck 16 is covered with the inner peripheral side edge. Further, when the lower member 20 is at the rising end position, the protective member 25 has a height H from the upper surface of the silicon substrate K to the upper surface of the protective member 25 of 1 mm to 5 mm, more preferably 1 mm to 2 mm. It is formed in such a thickness. The protective member 25 is preferably made of the same material as the first insulator 18 and the second insulator 22, and in this example, is made of the same material.

また、更に、保護部材25は、下部部材20が上昇端位置にあるとき、内周側の下面の一部が前記第2絶縁体22の上面に当接するようになっており、前記第1絶縁体18の厚さ(X),第2絶縁体22の内周側縁部(シリコン基板Kの外周側縁部付近)における厚さ(Y)及び保護部材25の内周側縁部における板厚(Z)の関係は、前記厚さ(X)が前記厚さ(Y)と前記板厚(Z)とを合計した値と略等しくなる関係となっている。尚、下部部材20の上昇端位置は、保護部材25によって静電チャック16上のシリコン基板Kが覆われる保護位置と、下部部材20の下降端位置は、保護部材25によって静電チャック16上のシリコン基板Kが覆われない退避位置となっており、この保護位置及び退避位置には前記昇降シリンダ23によって移動せしめられる。また、保護部材25とシリコン基板Kの外周側縁部上面及び外周面との間には隙間が形成されており、保護部材25とシリコン基板Kの外周面との間の隙間Tは、例えば、1mm〜3mm程度であることが好ましい。また、保護部材25には、表裏に貫通するガス抜き用の貫通穴25aが形成されている。   Further, the protective member 25 is configured such that when the lower member 20 is in the rising end position, a part of the lower surface on the inner peripheral side comes into contact with the upper surface of the second insulator 22, and the first insulation The thickness (X) of the body 18, the thickness (Y) at the inner peripheral edge of the second insulator 22 (near the outer peripheral edge of the silicon substrate K), and the plate thickness at the inner peripheral edge of the protective member 25 The relationship (Z) is such that the thickness (X) is substantially equal to the sum of the thickness (Y) and the plate thickness (Z). The rising end position of the lower member 20 is a protection position where the silicon substrate K on the electrostatic chuck 16 is covered by the protection member 25, and the falling end position of the lower member 20 is on the electrostatic chuck 16 by the protection member 25. The silicon substrate K is in a retracted position that is not covered, and is moved to the protection position and the retracted position by the elevating cylinder 23. Further, a gap is formed between the protective member 25 and the outer peripheral side upper surface and the outer peripheral surface of the silicon substrate K, and the clearance T between the protective member 25 and the outer peripheral surface of the silicon substrate K is, for example, It is preferably about 1 mm to 3 mm. Further, the protective member 25 is formed with a through hole 25a for venting gas through the front and back.

前記支持部材26は、前記下部容器12の底面上に配設された環状のベース27と、ベース27上に立設され、上端が保護部材25の外周側下面を支持する複数の支柱28とから構成されており、各支柱28の内側に前記下部部材20などが配置されている。   The support member 26 includes an annular base 27 disposed on the bottom surface of the lower container 12, and a plurality of support posts 28 erected on the base 27 and whose upper ends support the lower surface on the outer peripheral side of the protection member 25. The lower member 20 and the like are arranged inside each column 28.

前記排気装置30は、排気ポンプ31と、排気ポンプ31と下部容器12の側面とを接続する排気管32とから構成され、排気管32を介して下部容器12内の気体を排気し、処理チャンバ11の内部を所定圧力にする。前記ガス供給装置35は、前記処理ガスとしてエッチングガスを含んだガスを供給するガス供給部36と、ガス供給部36と上部容器13の上面とを接続する供給管37とから構成され、ガス供給部36から供給管37を介して上部容器13内に処理ガスを供給する。   The exhaust device 30 includes an exhaust pump 31 and an exhaust pipe 32 that connects the exhaust pump 31 and the side surface of the lower container 12. The exhaust device 30 exhausts the gas in the lower container 12 through the exhaust pipe 32, and 11 is set to a predetermined pressure. The gas supply device 35 includes a gas supply unit 36 that supplies a gas containing an etching gas as the processing gas, and a supply pipe 37 that connects the gas supply unit 36 and the upper surface of the upper container 13. Process gas is supplied from the section 36 into the upper container 13 through the supply pipe 37.

前記プラズマ生成装置40は、上部容器13の外周部に配設された複数のコイル41と、各コイル41に高周波電圧を印加するコイル用高周波電源42とから構成され、コイル用高周波電源42によってコイル41に高周波電圧を印加することにより、上部容器13内に供給された処理ガスをプラズマ化する。前記基台用高周波電源45は、前記第1電極17及び第2電極21に高周波電圧を印加することにより、この第1電極17及び第2電極21と処理チャンバ11内のプラズマとの間に電位差(バイアス電位)を生じさせる。   The plasma generator 40 includes a plurality of coils 41 disposed on the outer periphery of the upper container 13 and a coil high-frequency power source 42 that applies a high-frequency voltage to each coil 41. By applying a high frequency voltage to 41, the processing gas supplied into the upper container 13 is turned into plasma. The base high-frequency power source 45 applies a high-frequency voltage to the first electrode 17 and the second electrode 21, thereby causing a potential difference between the first electrode 17 and the second electrode 21 and the plasma in the processing chamber 11. (Bias potential) is generated.

以上のように構成された本例のエッチング装置1によれば、まず、シリコン基板Kが処理チャンバ11の下部容器12内に搬入され、静電チャック16の第1絶縁体18の上面に載置された後、直流電源19により直流電圧が第1電極17に印加されてシリコン基板Kが吸着,保持されるとともに、昇降シリンダ23により下部部材20が下降端位置から上昇端位置に移動せしめられてシリコン基板Kの外周側縁部上面が保護部材25の内周側縁部により覆われる。   According to the etching apparatus 1 of the present example configured as described above, first, the silicon substrate K is carried into the lower container 12 of the processing chamber 11 and placed on the upper surface of the first insulator 18 of the electrostatic chuck 16. After that, the DC voltage is applied to the first electrode 17 by the DC power source 19 to attract and hold the silicon substrate K, and the lower member 20 is moved from the lower end position to the upper end position by the elevating cylinder 23. The upper surface of the outer peripheral side edge of the silicon substrate K is covered with the inner peripheral side edge of the protection member 25.

ついで、ガス供給装置35により処理チャンバ11内に処理ガスが供給されるとともに、コイル用高周波電源42によりコイル41に高周波電圧が印加されて、供給された処理ガスがプラズマ化され、また、基台用高周波電源45により高周波電圧が第1電極17及び第2電極21に印加されてバイアス電位が生ぜしめられる。尚、このとき、処理チャンバ11内は、排気装置30により所定圧力に調整されている。   Next, a processing gas is supplied into the processing chamber 11 by the gas supply device 35, and a high frequency voltage is applied to the coil 41 by the high frequency power supply 42 for the coil so that the supplied processing gas is turned into a plasma. A high frequency voltage is applied to the first electrode 17 and the second electrode 21 by the high frequency power supply 45 for generating a bias potential. At this time, the inside of the processing chamber 11 is adjusted to a predetermined pressure by the exhaust device 30.

そして、静電チャック16上のシリコン基板Kは、プラズマ中のラジカルや、バイアス電位によりシリコン基板K側に移動,入射するプラズマ中のイオンによってエッチングされるが、このとき、シリコン基板Kの外周側縁部上面におけるイオン入射が保護部材25によって防止されているので、シリコン基板Kは、その外周側縁部上面を除いた部分がエッチングされる。   The silicon substrate K on the electrostatic chuck 16 is etched by radicals in the plasma and ions in the plasma that are moved and incident on the silicon substrate K side by the bias potential. At this time, the outer peripheral side of the silicon substrate K is etched. Since the incidence of ions on the upper surface of the edge is prevented by the protective member 25, the silicon substrate K is etched at a portion other than the upper surface of the outer peripheral edge.

この後、エッチングが完了すると、昇降シリンダ23により下部部材20が上昇端位置から下降端位置に移動せしめられ、シリコン基板Kが下部容器12の外部に搬出される。   Thereafter, when the etching is completed, the lower member 20 is moved from the raised end position to the lowered end position by the elevating cylinder 23, and the silicon substrate K is carried out of the lower container 12.

ところで、上記エッチング装置1では、上述のように、保護部材25の板厚を、下部部材20が上昇端位置に移動したときにシリコン基板Kの上面から保護部材25の上面までの高さHが1mm以上5mm以下(より好ましくは1mm以上2mm以下)となるように形成している。これは、1mmよりも小さいと、板厚が薄くなって強度不足となるからであり、5mmよりも大きいと、エッチング処理に費やされた処理ガスやエッチング処理で生じた反応生成物が、保護部材25の内周部であってシリコン基板Kの外周側縁部の上側に滞留し易く、これらをスムーズに排気することができないという問題や、シリコン基板Kの外周側縁部において第1電極17及び第2電極21とプラズマとの間にバイアス電位が生じ難く、生じるバイアス電位が不均一になるという問題を生じるからである。   By the way, in the etching apparatus 1, as described above, the thickness H of the protective member 25 from the upper surface of the silicon substrate K to the upper surface of the protective member 25 when the lower member 20 moves to the rising end position. It is formed to be 1 mm or more and 5 mm or less (more preferably 1 mm or more and 2 mm or less). This is because if the thickness is smaller than 1 mm, the plate thickness becomes thin and the strength is insufficient. If the thickness is larger than 5 mm, the processing gas consumed in the etching process and the reaction product generated in the etching process are protected. The first electrode 17 tends to stay on the inner peripheral portion of the member 25 and above the outer peripheral side edge of the silicon substrate K, and these cannot be smoothly exhausted, or the first electrode 17 at the outer peripheral side edge of the silicon substrate K. This is because it is difficult to generate a bias potential between the second electrode 21 and the plasma, and the generated bias potential becomes non-uniform.

したがって、上記範囲とすれば、ガスの流れを良くして、エッチング処理に費やされた処理ガスやエッチング処理で生じた反応生成物の滞留を防止することができるとともに、シリコン基板Kの外周側縁部において第1電極17及び第2電極21とプラズマとの間にバイアス電位が生じ難くなるのを防止してバイアス電位を均一に生じさせることができる。これにより、エッチングによって形成される穴や溝の側壁が傾斜するのを防止してシリコン基板Kを高精度にエッチングすることができる。   Therefore, if it is in the above range, it is possible to improve the gas flow and prevent the process gas spent in the etching process and the reaction products generated in the etching process from staying, and the outer peripheral side of the silicon substrate K. It is possible to prevent the bias potential from being easily generated between the first electrode 17 and the second electrode 21 and the plasma at the edge portion, and to generate the bias potential uniformly. Thus, the silicon substrate K can be etched with high accuracy by preventing the sidewalls of the holes and grooves formed by etching from being inclined.

また、第1電極17の外周部に第2電極21を設けて、第1電極17及び第2電極21からなる構造体の外径をシリコン基板Kの外径よりも大径にするとともに、この構造体の外周部が静電チャック16上のシリコン基板Kよりも外側に張り出すようにしたので、シリコン基板Kの外周側縁部において第1電極17及び第2電極21とプラズマとの間にバイアス電位が生じ難くなるのをより効果的に防止してバイアス電位をより均一に生じさせることが可能になり、より精度良くシリコン基板Kにエッチングを施すことができる。   In addition, the second electrode 21 is provided on the outer periphery of the first electrode 17 so that the outer diameter of the structure including the first electrode 17 and the second electrode 21 is larger than the outer diameter of the silicon substrate K. Since the outer peripheral portion of the structure projects outward from the silicon substrate K on the electrostatic chuck 16, the outer peripheral side edge of the silicon substrate K is between the first electrode 17 and the second electrode 21 and the plasma. It becomes possible to more effectively prevent the bias potential from being generated more effectively and to generate the bias potential more uniformly, and the silicon substrate K can be etched more accurately.

また、第2電極21の外周部の張出量Pを29mm以下としているのは、一定の高周波電圧が第1電極17及び第2電極21に印加されたときに生じるバイアス電位の大きさは、第1電極17及び第2電極21の上面の表面積が大きくなるほど小さくなるからである。したがって、前記張出量Pが大きいほど表面積が大きくなって、生じるバイアス電位が小さくなるが、張出量Pがこの範囲であれば、一定の高周波電圧を第1電極17及び第2電極21に印加したときに所定レベル以上のバイアス電位を生じさせることができる。   In addition, the amount of overhang P of the outer peripheral portion of the second electrode 21 is 29 mm or less is that the magnitude of the bias potential generated when a certain high-frequency voltage is applied to the first electrode 17 and the second electrode 21 is This is because the surface areas of the upper surfaces of the first electrode 17 and the second electrode 21 become smaller as the surface area becomes larger. Accordingly, the larger the overhang P, the larger the surface area and the smaller the generated bias potential. However, if the overhang P is in this range, a constant high-frequency voltage is applied to the first electrode 17 and the second electrode 21. When applied, a bias potential of a predetermined level or higher can be generated.

また、第1絶縁体18,第2絶縁体22及び保護部材25を同一材料から構成し、第1絶縁体18の厚さ(X),第2絶縁体22の内周側縁部における厚さ(Y)及び保護部材25の内周側縁部における板厚(Z)の関係を、前記厚さ(X)が前記厚さ(Y)と前記板厚(Z)とを合計した値と略等しくなるようにしているので、第1電極17及び第2電極21とプラズマとの間に存在する絶縁物を同じ性質(例えば、同じ比誘電率)にすることができるとともに、下部部材20が上昇端位置に移動したときに、第1電極17及び第2電極21とプラズマとの間に存在する絶縁物の厚さをシリコン基板Kの外周側縁部においても同じにすることができるので、生じるバイアス電位をシリコン基板Kの全面に渡って均一にすることができる。   Further, the first insulator 18, the second insulator 22, and the protective member 25 are made of the same material, and the thickness (X) of the first insulator 18 and the thickness at the inner peripheral side edge of the second insulator 22. (Y) and the relationship between the thickness (Z) at the inner peripheral edge of the protective member 25, the thickness (X) is approximately equal to the sum of the thickness (Y) and the thickness (Z). Since it is made equal, the insulator which exists between the 1st electrode 17 and the 2nd electrode 21, and plasma can be made into the same property (for example, the same dielectric constant), and the lower member 20 raises. When moved to the end position, the thickness of the insulating material existing between the first electrode 17 and the second electrode 21 and the plasma can be made the same at the outer peripheral side edge of the silicon substrate K. The bias potential can be made uniform over the entire surface of the silicon substrate K.

因みに、前記高さHを変えて、6インチのシリコン基板Kに直径500μmで深さ400μmの穴が形成されるようにエッチングしたところ、シリコン基板Kの中心からの距離と穴の側壁の傾斜角度γとの関係について図5に示すような実験結果が得られた。図5では、高さHが7.8mmを実験例1として、高さHが6mmを実験例2として、高さHが5mmを実験例3として、高さHが4mmを実験例4として、高さHが3mmを実験例5として、高さHが2mmを実験例6として示しており、実験例1では、図6に示すような従来例に係る基板保持装置15’を用い、実験例2〜6では、図4に示すような基板保持装置15を用いた。また、図5には、実験例7として、前記高さHが2mmで図3に示すような基板保持装置15を用いたときの実験結果を併せて示している。   Incidentally, when the height H is changed and etching is performed so that a hole having a diameter of 500 μm and a depth of 400 μm is formed in a 6-inch silicon substrate K, the distance from the center of the silicon substrate K and the inclination angle of the side wall of the hole The experimental results as shown in FIG. 5 were obtained for the relationship with γ. In FIG. 5, the height H is 7.8 mm as Experimental Example 1, the height H is 6 mm as Experimental Example 2, the height H is 5 mm as Experimental Example 3, and the height H is 4 mm as Experimental Example 4. A height H of 3 mm is shown as Experimental Example 5 and a height H of 2 mm is shown as Experimental Example 6. In Experimental Example 1, a substrate holding device 15 ′ according to a conventional example as shown in FIG. In 2-6, the board | substrate holding | maintenance apparatus 15 as shown in FIG. 4 was used. FIG. 5 also shows the experimental results when the height H is 2 mm and the substrate holding device 15 as shown in FIG.

尚、穴の側壁の傾斜角度γは次のようにして算出する。即ち、図7に示すように、穴50の側壁が垂直に形成された場合の側壁51,53と実際の側壁52,54との、穴50の底部におけるずれ量W1,W2を、穴50の側壁のL方向及びR方向についてそれぞれ測定して次の数式1により傾斜角度α,βを算出した後、次の数式2により傾斜角度γを求める。また、傾斜角度α,βは、側壁52,54が側壁51,53よりもL方向に傾斜しているときは正の角度として、R方向に傾斜しているときは負の角度として算出する。図7において、符号Dは穴の深さであり、符号Mはマスクである。   The inclination angle γ of the side wall of the hole is calculated as follows. That is, as shown in FIG. 7, the shift amounts W1 and W2 at the bottom of the hole 50 between the side walls 51 and 53 and the actual side walls 52 and 54 when the side wall of the hole 50 is formed vertically are calculated as follows. After measuring the L direction and the R direction of the side wall and calculating the inclination angles α and β by the following expression 1, the inclination angle γ is determined by the following expression 2. In addition, the inclination angles α and β are calculated as positive angles when the side walls 52 and 54 are inclined in the L direction relative to the side walls 51 and 53, and as negative angles when the side walls 52 and 54 are inclined in the R direction. In FIG. 7, the symbol D is the depth of the hole, and the symbol M is a mask.

(数式1)
α=tan−1(W1/D)、β=tan−1(W2/D)
(Formula 1)
α = tan −1 (W1 / D), β = tan −1 (W2 / D)

(数式2)
γ=(α+β)/2
(Formula 2)
γ = (α + β) / 2

この図5に示すように、実験例1〜6から、シリコン基板Kの中心からの距離が大きくなるほど、即ち、シリコン基板Kの外周側に近づくほど、傾斜角度γは大きくなるが、高さHが低ければ、シリコン基板Kの中心からの距離が大きくなっても傾斜角度γが小さいことが分かる。尚、実験例1と実験例2〜6では、用いた基板保持装置15’,15が異なるが、実験結果にはさほど影響しないものと思われる。   As shown in FIG. 5, from Experimental Examples 1 to 6, as the distance from the center of the silicon substrate K increases, that is, the closer to the outer peripheral side of the silicon substrate K, the inclination angle γ increases, but the height H increases. Is low, the inclination angle γ is small even when the distance from the center of the silicon substrate K is large. It should be noted that although Experimental Example 1 and Experimental Examples 2 to 6 are different in the substrate holding devices 15 ′ and 15 used, it is considered that the experimental results are not so affected.

また、シリコン基板Kの中心からの距離が約40mm以上のところにおいて、高さHが2mm〜5mmまでの場合は、高さHが2mmから3mmに、高さHが3mmから4mmに、高さHが4mmから5mmにといったように高さHが高くなると、ほぼ同じような割合で傾斜角度γが大きくなるが、高さHが6mm及び7.8mmの場合は、高さHが2mm〜5mmまでの場合よりも傾斜角度γが大きくなる割合が高くなっている。   When the distance from the center of the silicon substrate K is about 40 mm or more and the height H is 2 mm to 5 mm, the height H is 2 mm to 3 mm and the height H is 3 mm to 4 mm. Increasing the height H, such as from 4 mm to 5 mm, increases the inclination angle γ at substantially the same rate, but when the height H is 6 mm and 7.8 mm, the height H is 2 mm to 5 mm. The rate at which the inclination angle γ increases is higher than in the previous cases.

これらのことから、高さHを5mm以下、好ましくは2mm以下とすることで、傾斜角度γを一定角度以下に収めて高精度なエッチング形状が得られることが分かる。したがって、処理ガスや反応生成物の滞留を防止したり、バイアス電位を均一に生じさせることが可能であることが分かる。   From these facts, it can be seen that by setting the height H to 5 mm or less, preferably 2 mm or less, the inclination angle γ is kept to a certain angle or less and a highly accurate etching shape can be obtained. Therefore, it can be seen that the retention of the processing gas and the reaction product can be prevented and the bias potential can be generated uniformly.

また、実験例6及び7からは、第1電極17及び第2電極21からなる構造体の外周部をシリコン基板Kの外周部よりも外側に大きくすることで、より傾斜角度γが小さくなっていることが分かる。したがって、バイアス電位をより均一に生じさせ、これにより、より高精度なエッチング形状が得られることが分かる。   Further, from Experimental Examples 6 and 7, the inclination angle γ is further reduced by increasing the outer peripheral portion of the structure including the first electrode 17 and the second electrode 21 to the outside of the outer peripheral portion of the silicon substrate K. I understand that. Therefore, it can be seen that the bias potential is generated more uniformly, and as a result, a highly accurate etching shape can be obtained.

以上、本発明の一実施形態について説明したが、本発明の採り得る具体的な態様は、何らこれに限定されるものではない。   As mentioned above, although one Embodiment of this invention was described, the specific aspect which this invention can take is not limited to this at all.

上例では、前記第1電極17と第2電極21を別部材から構成したが、これらを一体的に構成しても良い。また、前記保護部材25を固定するのではなく、前記第1電極17,第1絶縁体18,下部部材20,第2電極21及び第2絶縁体22からなる構造体を固定し、保護部材25を保護位置と退避位置との間で昇降させるようにしても良い。   In the above example, the first electrode 17 and the second electrode 21 are configured as separate members, but may be configured integrally. In addition, the protective member 25 is not fixed, but a structure including the first electrode 17, the first insulator 18, the lower member 20, the second electrode 21, and the second insulator 22 is fixed, and the protective member 25 is fixed. May be moved up and down between the protection position and the retracted position.

また、保護部材25は、下部部材20が上昇端位置にあるときにシリコン基板Kの上面からこの保護部材25の上面までの高さHが1mm以上5mm以下、より好ましくは1mm以上2mm以下となる板厚に、その全体の板厚が形成されていても良いが、保護部材25のシリコン基板Kを覆う部分だけがそのような板厚に形成されていたり、保護部材25のシリコン基板Kを覆う部分を含む内周側がそのような板厚に形成されていても良い。この場合において、保護部材25のその他の部分における板厚は8mm以下であることが好ましい。   The protective member 25 has a height H from the upper surface of the silicon substrate K to the upper surface of the protective member 25 of 1 mm or more and 5 mm or less, more preferably 1 mm or more and 2 mm or less when the lower member 20 is at the rising end position. The entire plate thickness may be formed in the plate thickness, but only the portion of the protective member 25 that covers the silicon substrate K is formed to such a plate thickness, or the protective member 25 covers the silicon substrate K. The inner peripheral side including the part may be formed in such a plate thickness. In this case, it is preferable that the plate | board thickness in the other part of the protection member 25 is 8 mm or less.

また、前記保護部材25,第1絶縁体18及び第2絶縁体22は、上述のように、同一材料から構成することが好ましいが、これは、材料が同じであれば、保護部材25,第1絶縁体18及び第2絶縁体22の厚さを調整して、第1絶縁体18の厚さ(X)を、第2絶縁体22の内周側縁部における厚さ(Y)と保護部材25の内周側縁部における板厚(Z)とを合計した値と略等しくするだけで、簡単に、生じるバイアス電位をシリコン基板Kの全面に渡って均一にすることができるからである。但し、保護部材25,第1絶縁体18及び第2絶縁体22を構成する各材料の物性値を考慮し、前記厚さ(X),厚さ(Y)及び板厚(Z)をそれぞれ調整することにより、生じるバイアス電位をシリコン基板Kの全面に渡って均一にすることができるのであれば、保護部材25,第1絶縁体18及び第2絶縁体22を異なる材料から構成しても何ら差し支えない。   Further, as described above, the protective member 25, the first insulator 18 and the second insulator 22 are preferably made of the same material. However, if the material is the same, the protective member 25, The thicknesses (X) of the first insulator 18 and the thickness (Y) at the inner peripheral edge of the second insulator 22 are protected by adjusting the thicknesses of the first insulator 18 and the second insulator 22. This is because the bias potential generated can be made uniform over the entire surface of the silicon substrate K simply by making the plate thickness (Z) at the inner peripheral edge of the member 25 substantially equal to the total value. . However, the thickness (X), the thickness (Y), and the plate thickness (Z) are respectively adjusted in consideration of the physical property values of the materials constituting the protective member 25, the first insulator 18, and the second insulator 22. Thus, if the generated bias potential can be made uniform over the entire surface of the silicon substrate K, the protective member 25, the first insulator 18 and the second insulator 22 may be made of different materials. There is no problem.

また、上例では、プラズマ処理の一例としてエッチング処理を挙げたが、これに限定されるものではなく、アッシング処理や成膜処理などにも本発明を適用することができる。また、処理対象となる基板Kは、シリコン基板に限られず、ガラス基板など、どのような基板であっても良い。   In the above example, the etching process is described as an example of the plasma process. However, the present invention is not limited to this, and the present invention can be applied to an ashing process, a film forming process, and the like. Further, the substrate K to be processed is not limited to a silicon substrate, and may be any substrate such as a glass substrate.

1 エッチング装置
11 処理チャンバ
15 基板保持装置
16 静電チャック
17 第1電極
18 第1絶縁体
19 直流電源
20 下部部材
21 第2電極
22 第2絶縁体
23 昇降シリンダ
25 保護部材
26 支持部材
30 排気装置
35 ガス供給装置
40 プラズマ生成装置
41 コイル
42 コイル用高周波電源
45 基台用高周波電源
DESCRIPTION OF SYMBOLS 1 Etching device 11 Processing chamber 15 Substrate holding device 16 Electrostatic chuck 17 1st electrode 18 1st insulator 19 DC power supply 20 Lower member 21 2nd electrode 22 2nd insulator 23 Lifting cylinder 25 Protection member 26 Support member 30 Exhaust device 35 Gas supply device 40 Plasma generator 41 Coil 42 High frequency power source for coil 45 High frequency power source for base

Claims (4)

閉塞空間を有する処理チャンバと、
高周波電圧が印加される電極、及び、この電極上に設けられ、基板が載置される絶縁体を有し、前記処理チャンバ内に配設される基台と、
前記基台の絶縁体上に載置された基板を吸着してこの基台上に固定する吸着手段と、
前記処理チャンバ内に処理ガスを供給するガス供給手段と、
前記処理チャンバ内に供給された処理ガスをプラズマ化するプラズマ生成手段と、
前記基台の電極に高周波電圧を印加する電圧印加手段と、
前記処理チャンバ内のガスを排気して内部を減圧する排気手段と、
環状且つ板状に形成され、その内周側縁部によって、前記基台上に載置された基板の外周側縁部上面を覆う保護部材と、
前記基台及び保護部材のいずれか一方を昇降させ、これを、前記基台上の基板が前記保護部材により覆われる保護位置と、覆われない退避位置との間で移動させる駆動手段とを備えたプラズマ処理装置であって、
前記保護部材の少なくとも前記基板を覆う部分は、前記保護位置において、前記基板上面から前記保護部材上面までの高さが1mm以上5mm以下となる板厚に形成されてなることを特徴とするプラズマ処理装置。
A processing chamber having an enclosed space;
An electrode to which a high-frequency voltage is applied, and an insulator provided on the electrode and on which a substrate is placed, and a base disposed in the processing chamber;
An adsorbing means for adsorbing and fixing the substrate placed on the insulator of the base on the base;
Gas supply means for supplying a processing gas into the processing chamber;
Plasma generating means for converting the processing gas supplied into the processing chamber into plasma;
Voltage applying means for applying a high frequency voltage to the electrode of the base;
Exhaust means for exhausting the gas in the processing chamber to depressurize the interior;
A protective member which is formed in an annular and plate shape and covers the upper surface of the outer peripheral side edge of the substrate placed on the base by the inner peripheral side edge thereof;
Drive means for moving up or down one of the base and the protection member and moving the base between a protection position where the substrate on the base is covered by the protection member and a retracted position where it is not covered A plasma processing apparatus,
The plasma processing is characterized in that at least a portion of the protective member covering the substrate is formed with a plate thickness such that a height from the upper surface of the substrate to the upper surface of the protective member is 1 mm or more and 5 mm or less at the protection position. apparatus.
前記基台の電極は、その外径が前記基板の外径よりも大径に形成されて、前記基台上に固定される基板よりも外周部が外側に張り出すように設けられてなることを特徴とする請求項1記載のプラズマ処理装置。   The electrode of the base is formed so that the outer diameter thereof is larger than the outer diameter of the substrate, and the outer peripheral portion projects outward from the substrate fixed on the base. The plasma processing apparatus according to claim 1. 前記基台の電極は、その外周部の、前記基台上の基板からの張出量が29mm以下となるように構成されてなることを特徴とする請求項2記載のプラズマ処理装置。   The plasma processing apparatus according to claim 2, wherein the electrode of the base is configured such that a protruding amount of an outer peripheral portion of the electrode from the substrate on the base is 29 mm or less. 前記基台の絶縁体と保護部材は同一材料から構成され、
前記基台の絶縁体の厚さは、前記基板の外周側縁部より中央側の領域に対応する部分の厚さ(X)が前記基板の外周側縁部付近の領域に対応する部分の厚さ(Y)よりも厚く形成され、
前記厚さ(X)は、前記厚さ(Y)と、前記基板を覆う部分の前記保護部材の板厚(Z)とを合計した値と略等しいことを特徴とする請求項2又は3記載のプラズマ処理装置。
The insulator of the base and the protective member are made of the same material,
The thickness of the insulator of the base is such that the thickness (X) of the portion corresponding to the region on the center side from the outer peripheral edge of the substrate is the thickness of the portion corresponding to the region near the outer peripheral edge of the substrate. Thicker than (Y),
The said thickness (X) is substantially equal to the value which totaled the said thickness (Y) and the plate | board thickness (Z) of the said protection member of the part which covers the said board | substrate. Plasma processing equipment.
JP2009032145A 2009-02-16 2009-02-16 Plasma processing equipment Active JP5250445B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009032145A JP5250445B2 (en) 2009-02-16 2009-02-16 Plasma processing equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009032145A JP5250445B2 (en) 2009-02-16 2009-02-16 Plasma processing equipment

Publications (2)

Publication Number Publication Date
JP2010192488A true JP2010192488A (en) 2010-09-02
JP5250445B2 JP5250445B2 (en) 2013-07-31

Family

ID=42818244

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009032145A Active JP5250445B2 (en) 2009-02-16 2009-02-16 Plasma processing equipment

Country Status (1)

Country Link
JP (1) JP5250445B2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012133585A1 (en) * 2011-03-29 2012-10-04 東京エレクトロン株式会社 Plasma etching device, and plasma etching method
KR20140036234A (en) * 2011-05-31 2014-03-25 어플라이드 머티어리얼스, 인코포레이티드 Apparatus and methods for dry etch with edge, side and back protection
KR20140119004A (en) * 2012-01-17 2014-10-08 도쿄엘렉트론가부시키가이샤 Substrate mounting table and plasma treatment device
JP2014225579A (en) * 2013-05-16 2014-12-04 株式会社アルバック Dry etching device and method
JP2015050334A (en) * 2013-09-02 2015-03-16 パナソニックIpマネジメント株式会社 Plasma processing apparatus
JP2015050333A (en) * 2013-09-02 2015-03-16 パナソニック株式会社 Plasma processing apparatus and plasma processing method
JP2016040800A (en) * 2014-08-12 2016-03-24 アズビル株式会社 Plasma etching device
JP2021064695A (en) * 2019-10-11 2021-04-22 東京エレクトロン株式会社 Substrate processing apparatus and substrate processing method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001308077A (en) * 2000-04-27 2001-11-02 Toshiba Corp Semiconductor device manufacturing apparatus
JP2004165645A (en) * 2002-10-17 2004-06-10 Matsushita Electric Ind Co Ltd Plasma processing apparatus
JP2005260011A (en) * 2004-03-12 2005-09-22 Hitachi High-Technologies Corp Method and device for wafer processing
JP2005277369A (en) * 2003-09-05 2005-10-06 Tokyo Electron Ltd Focus ring and plasma processing apparatus

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001308077A (en) * 2000-04-27 2001-11-02 Toshiba Corp Semiconductor device manufacturing apparatus
JP2004165645A (en) * 2002-10-17 2004-06-10 Matsushita Electric Ind Co Ltd Plasma processing apparatus
JP2005277369A (en) * 2003-09-05 2005-10-06 Tokyo Electron Ltd Focus ring and plasma processing apparatus
JP2005260011A (en) * 2004-03-12 2005-09-22 Hitachi High-Technologies Corp Method and device for wafer processing

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6001529B2 (en) * 2011-03-29 2016-10-05 東京エレクトロン株式会社 Plasma etching apparatus and plasma etching method
KR20140016907A (en) * 2011-03-29 2014-02-10 도쿄엘렉트론가부시키가이샤 Plasma etching device, and plasma etching method
WO2012133585A1 (en) * 2011-03-29 2012-10-04 東京エレクトロン株式会社 Plasma etching device, and plasma etching method
US10090161B2 (en) 2011-03-29 2018-10-02 Tokyo Electron Limited Plasma etching apparatus and plasma etching method
KR101896491B1 (en) * 2011-03-29 2018-09-07 도쿄엘렉트론가부시키가이샤 Plasma etching device, and plasma etching method
TWI497588B (en) * 2011-03-29 2015-08-21 Tokyo Electron Ltd Plasma etching device and plasma etching method
KR20140036234A (en) * 2011-05-31 2014-03-25 어플라이드 머티어리얼스, 인코포레이티드 Apparatus and methods for dry etch with edge, side and back protection
JP2014518447A (en) * 2011-05-31 2014-07-28 アプライド マテリアルズ インコーポレイテッド Apparatus and method for dry etching with edge, side and backside protection
KR101963862B1 (en) * 2011-05-31 2019-03-29 어플라이드 머티어리얼스, 인코포레이티드 Apparatus and methods for dry etch with edge, side and back protection
US10170277B2 (en) 2011-05-31 2019-01-01 Applied Materials, Inc. Apparatus and methods for dry etch with edge, side and back protection
KR20140119004A (en) * 2012-01-17 2014-10-08 도쿄엘렉트론가부시키가이샤 Substrate mounting table and plasma treatment device
JPWO2013108750A1 (en) * 2012-01-17 2015-05-11 東京エレクトロン株式会社 Substrate mounting table and plasma processing apparatus
KR102037542B1 (en) 2012-01-17 2019-10-28 도쿄엘렉트론가부시키가이샤 Substrate mounting table and plasma treatment device
JP2014225579A (en) * 2013-05-16 2014-12-04 株式会社アルバック Dry etching device and method
JP2015050333A (en) * 2013-09-02 2015-03-16 パナソニック株式会社 Plasma processing apparatus and plasma processing method
JP2015050334A (en) * 2013-09-02 2015-03-16 パナソニックIpマネジメント株式会社 Plasma processing apparatus
US11145494B2 (en) 2013-09-02 2021-10-12 Panasonic Intellectual Property Management Co., Ltd. Plasma processing apparatus
JP2016040800A (en) * 2014-08-12 2016-03-24 アズビル株式会社 Plasma etching device
JP2021064695A (en) * 2019-10-11 2021-04-22 東京エレクトロン株式会社 Substrate processing apparatus and substrate processing method

Also Published As

Publication number Publication date
JP5250445B2 (en) 2013-07-31

Similar Documents

Publication Publication Date Title
JP5250445B2 (en) Plasma processing equipment
TWI656556B (en) Edge ring dimensioned to extend lifetime of elastomer seal in a plasma processing chamber, lower electrode assembly, and method of etching semiconductor substrate
TWI570802B (en) Electrolytic etching device
JP6055783B2 (en) Substrate mounting table and plasma processing apparatus
US10074545B2 (en) Plasma processing apparatus and plasma processing method
KR102455673B1 (en) Focus ring and substrate processing apparatus
US8975188B2 (en) Plasma etching method
US11380551B2 (en) Method of processing target object
JP5597891B2 (en) Substrate processing apparatus and substrate processing method
US20140017900A1 (en) Plasma etching apparatus and plasma etching method
KR101756853B1 (en) Substrate processing method and substrate processing apparatus
JP2023036780A (en) Electrostatically clamped edge ring
KR20160102892A (en) Plasma processing method and plasma processing apparatus
JP5073097B2 (en) Electrode assembly, apparatus for processing a substrate, and method for processing a substrate
KR102569911B1 (en) Focus ring and substrate processing apparatus
TW201447965A (en) Hybrid edge ring for plasma wafer processing
US20100214712A1 (en) Method for charge-neutralizing target substrate and substrate processing apparatus
JP6888007B2 (en) Wafer edge ring lifting solution
JP2018186179A (en) Substrate processing apparatus and substrate removal method
KR101898079B1 (en) Plasma processing apparatus
JP2019061849A5 (en)
JP2008147650A (en) Plasma processing apparatus
JP2021064695A (en) Substrate processing apparatus and substrate processing method
JP2017010993A (en) Plasma processing method
JP2007067353A (en) Annular component for plasma treatment, plasma treatment device and external annular member

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110907

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20120126

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20120126

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120216

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120220

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120615

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120620

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120809

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121101

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121219

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130401

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130415

R150 Certificate of patent or registration of utility model

Ref document number: 5250445

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160419

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350