JP2008015081A - Display device and display system using the same - Google Patents

Display device and display system using the same Download PDF

Info

Publication number
JP2008015081A
JP2008015081A JP2006184313A JP2006184313A JP2008015081A JP 2008015081 A JP2008015081 A JP 2008015081A JP 2006184313 A JP2006184313 A JP 2006184313A JP 2006184313 A JP2006184313 A JP 2006184313A JP 2008015081 A JP2008015081 A JP 2008015081A
Authority
JP
Japan
Prior art keywords
pixel data
plurality
image
light emitting
display device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006184313A
Other languages
Japanese (ja)
Other versions
JP5125005B2 (en
Inventor
Takahiro Sagawa
Kesatoshi Takeuchi
隆博 佐川
啓佐敏 竹内
Original Assignee
Seiko Epson Corp
セイコーエプソン株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp, セイコーエプソン株式会社 filed Critical Seiko Epson Corp
Priority to JP2006184313A priority Critical patent/JP5125005B2/en
Publication of JP2008015081A publication Critical patent/JP2008015081A/en
Application granted granted Critical
Publication of JP5125005B2 publication Critical patent/JP5125005B2/en
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Abstract

Motion blur that can occur when displaying a moving image is reduced.
[Solution]
The display device includes a plurality of light emitting elements and a plurality of element control units corresponding to the plurality of light emitting elements. Each of the plurality of element controllers is included in the first image data representing the first image to be displayed by the display device according to the first signal given to the plurality of element controllers at the same timing. One of the pixel data of 1 and the specific pixel data indicating the lowest luminance value is selected, and the selected pixel data is supplied to the light emitting element to control the operation state of the light emitting element.
[Selection] Figure 3

Description

  The present invention relates to a technology of a display device.

  A display device normally includes a plurality of light emitting elements arranged in a matrix, and an image is displayed by setting an operating state of the plurality of light emitting elements. At this time, the image is displayed by sequentially scanning a plurality of scanning lines.

  In Patent Document 1, a black image is displayed between an image of a first frame and an image of a second frame by sequentially scanning a plurality of scanning lines, and thereby a technique for suppressing motion blur. It is disclosed. Patent Document 2 discloses a technique for suppressing moving image blur by intermittently driving a backlight of a liquid crystal panel.

JP 2003-66918 A JP 2002-287700 A

  As described above, when a moving image is displayed on the display device, there is a problem that moving image blur may occur.

  The present invention has been made to solve the above-described problems in the prior art, and an object thereof is to reduce moving image blurring that may occur when a moving image is displayed by a new method.

In order to solve at least a part of the problems described above, a first device of the present invention is a display device,
A plurality of light emitting elements;
A plurality of element control units corresponding to the plurality of light emitting elements;
With
Each of the plurality of element control units generates first image data representing a first image to be displayed by the display device in response to a first signal given to the plurality of element control units at the same timing. One of the first pixel data included and the specific pixel data indicating the lowest luminance value is selected, and the selected pixel data is supplied to the light emitting element to control the operation state of the light emitting element. It is characterized by that.

  In this apparatus, since the operation states of the plurality of light emitting elements are changed all at once according to the first signals given to the plurality of element control units at the same timing, the first image can be displayed collectively. In addition, images having the lowest luminance value can be displayed collectively. In other words, the first image can be displayed in a batch, and the display of the first image can be stopped in a batch. Accordingly, it is possible to reduce moving image blur that may occur when displaying a moving image.

In the above apparatus,
Each of the plurality of element controllers is
A first storage unit for storing the first pixel data;
In response to the first signal, one of the first pixel data and the specific pixel data stored in the first storage unit is selected, and the selected pixel data is emitted from the light. A selective supply unit for supplying to the element;
It is preferable to provide.

In the above apparatus,
The selective supply unit is
Stored in the first storage unit so that the value of the first pixel data stored in the first storage unit is equal to the value of the first pixel data received by the light emitting element. It is preferable that a first amplifying unit is provided that amplifies the first pixel data stored in the first storage unit when the first pixel data is supplied to the light emitting element.

  In this way, the value of the pixel data is not changed.

In the above apparatus,
Each of the plurality of element control units further includes
A second storage unit that stores second pixel data included in second image data representing a second image to be displayed next to the first image by the display device;
The second pixel data stored in the second storage unit is supplied to the plurality of element control units at the same timing so that the second pixel data is stored in the first storage unit as the first pixel data. A transfer unit that transfers the second pixel data from the second storage unit to the first storage unit in response to the signal of 2;
It is preferable to provide.

  In this way, the plurality of first pixel data stored in the plurality of first storage units can be changed at the same time in accordance with the second signals given to the plurality of element control units at the same timing.

  Therefore, if the specific pixel data is not selected when the pixel data stored in the plurality of first storage units is changed all at once, the second image is displayed after the first image is collectively displayed. Images can be displayed at once. In other words, in this case, it is possible to eliminate an overlap period in which a part of the first image and a part of the second image are displayed simultaneously. Thereby, it is possible to suppress the occurrence of flicker due to the overlap period.

In the above apparatus,
The transfer unit
A value of the second pixel data stored in the second storage unit; a value of the second pixel data stored as the first pixel data in the first storage unit after the transfer; And a second amplifying unit for amplifying the second pixel data when transferring the second pixel data from the second storage unit to the first storage unit so that the second pixel data is equal to each other. preferable.

  In this way, the value of the pixel data is not changed.

In the above apparatus,
A specific pixel data supply unit that supplies the specific pixel data to the plurality of element control units;
The specific pixel data supply unit may alternately change the value of the specific pixel data to a first value and a second value having a sign different from that of the first value.

  By so doing, it is possible to reduce the deterioration of the plurality of light emitting elements.

In the above apparatus,
A selection unit for selecting the plurality of element control units at different timings;
Each of the plurality of element controllers is
It is preferable to include an acquisition unit that acquires the second pixel data given from the outside and supplies the second pixel data to the second storage unit when selected by the selection unit.

  In this way, the plurality of second pixel data included in the second image data can be stored in the plurality of second storage units at different timings in the plurality of element control units.

A second device of the present invention is a display system,
The display device including the second storage unit and the transfer unit;
A control unit for controlling the display device;
With
The control unit stores the second pixel data in the second storage in response to the second signal during a period in which the specific pixel data is supplied to the plurality of light emitting elements in response to the first signal. The first signal and the second signal are supplied to the plurality of element control units so as to be transferred from the unit to the first storage unit.

  In this way, since an image having the lowest luminance value can be displayed between the first image and the second image, moving image blur can be reduced efficiently.

A third device of the present invention is a display system,
The display device according to any one of the above,
A light source device that emits light toward the plurality of light emitting elements;
A control unit that controls the light source device so that light is incident on the plurality of light emitting elements intermittently;
With
The control unit controls the light source device so that light does not enter the plurality of light emitting elements during a period in which the specific pixel data is supplied to the plurality of light emitting elements according to the first signal. It is characterized by that.

  In this way, moving image blur can be further reduced.

In the above apparatus,
The controller is
A first operation mode in which the light source device continuously emits light toward the plurality of light emitting elements;
A second operation mode in which the light source device emits light intermittently toward the plurality of light emitting elements;
Have
The control unit supplies a first power to the light source device in the first operation mode, and supplies a second power larger than the first power to the light source device in the second operation mode. It is preferable to supply.

  In this way, the brightness of the image felt by the observer when the second operation mode is selected is suppressed from being lower than the brightness of the image felt by the observer when the first operation mode is selected. can do.

A fourth device of the present invention is a display device,
A plurality of light emitting elements;
The image displayed by the display device is changed from the first type of image to the second type of image that is different from the first type of image and has the lowest luminance value. An operation state control unit that simultaneously controls the operation states of the plurality of light emitting elements at a predetermined timing;
It is characterized by providing.

  In this apparatus, since the operation states of the plurality of element control units are changed at a predetermined timing all at once, the images displayed by the display device are collectively changed from the first type image to the second type image having the lowest luminance value. And can be changed. In other words, the display of the first type image can be stopped at once. Accordingly, it is possible to reduce moving image blur that may occur when displaying a moving image.

  The present invention relates to a display device and a control method thereof, a display system including the display device and a control method thereof, a computer program for realizing the functions of these methods or devices, a recording medium on which the computer program is recorded, It can be realized in various forms such as a data signal including a computer program and embodied in a carrier wave.

Next, embodiments of the present invention will be described in the following order based on examples.
A. First embodiment:
A-1. Projector configuration:
A-2. LCD light valve configuration:
A-3. LCD light valve operation:
A-3-1. Operation when displaying a still image (first operation mode):
A-3-2. Operation when displaying a moving image (second operation mode):
A-4. Cell variants:
B. Second embodiment:

A. First embodiment:
A-1. Projector configuration:
FIG. 1 is an explanatory diagram showing a schematic configuration of a projector PJ in the first embodiment. The projector PJ includes an illumination optical system 210 that emits three color lights (red light, green light, and blue light), three liquid crystal light valves 220R, G, and B, and a projection optical system 230. In FIG. 1, the illustration of the optical system is considerably simplified. Further, the projector PJ includes a light source lamp driving circuit 110, an analog image data supply circuit 120, and a control circuit 150.

  The light source lamp driving circuit 110 supplies power to the light source lamp 212 included in the illumination optical system 210 to drive the light source lamp 212.

  The analog image data supply circuit 120 supplies analog image data FD to the three liquid crystal light valves 220R, G, and B. The analog image data FD includes three color data R, G, and B, and the three color data R, G, and B are supplied to the three liquid crystal light valves 220R, G, and B, respectively.

  In the analog image data supply circuit 120, for example, the following processing is executed. The first analog image data supplied from the outside is converted into the first digital image data and written to the frame memory, and the second digital image data is read from the frame memory and converted into the second analog image data. Converted. The second analog image data is generated using a synchronization signal suitable for the liquid crystal light valves 220R, G, and B supplied from the control circuit 150, and has a resolution suitable for the liquid crystal light valves 220R, G, and B ( Number of pixels). Further, in order to reduce the deterioration of the liquid crystal element (more specifically, the liquid crystal material), for example, the polarity of the second analog image data is inverted every frame. In this way, the analog image data supply circuit 120 outputs analog image data FD suitable for the liquid crystal light valves 220R, 220G, and 220B.

  The analog image data supply circuit 120 has a function of determining whether the image to be displayed is a still image or a moving image. In this determination, for example, a pattern matching process using two consecutive image data is executed. When the two image data match, it is determined that the display target image is a still image. When the two image data do not match, it is determined that the display target image is a moving image.

  The three liquid crystal light valves 220R, G, B are emitted from the illumination optical system 210 using the three color data R, G, B included in the analog image data FD supplied from the analog image data supply circuit 120. Modulates three color lights. Thereby, light (image light) representing an image of each color is formed on the emission surface of each liquid crystal light valve 220R, G, B.

  The projection optical system 230 projects the image light of each color formed on each liquid crystal light valve 220R, G, B on the screen to form a color image on the screen.

  The control circuit 150 controls the light source lamp driving circuit 110 to supply power to the light source lamp 212. The control circuit 150 controls the analog image data supply circuit 120 to generate analog image data FD suitable for the liquid crystal light valves 220R, G, and B. Further, the control circuit 150 controls the three liquid crystal light valves 220R, G, and B to generate image light according to the analog image data FD.

  The control circuit 150 has a first operation mode and a second operation mode. The control circuit 150B acquires a determination result regarding the display target image from the analog image data supply circuit 120, and selects an operation mode according to the determination result. The first operation mode is selected when it is determined that the display target image is a still image, and the control circuit 150 continues to display significant images on the three liquid crystal light valves 220R, G, and B. On the other hand, the second operation mode is selected when it is determined that the display target image is a moving image, and the control circuit 150 intermittently displays a black image (lowest luminance) on the three liquid crystal light valves 220R, G, and B. An image having a value) is displayed.

  In addition, each liquid crystal light valve 220R, G, B in this embodiment corresponds to a display device in the present invention, and the control circuit 150 corresponds to a control unit in the present invention.

A-2. LCD light valve configuration:
In this embodiment, the liquid crystal light valves 220R, 220G, and 220B include a liquid crystal panel of a type called LCOS (Liquid Crystal On Silicon). As is well known, LCOS has a structure in which a liquid crystal layer is sandwiched between a silicon substrate and a transparent substrate.

  FIG. 2 is an explanatory diagram showing the internal configuration of the liquid crystal light valve 220R. The same applies to the other liquid crystal light valves 220G and 220B.

  The liquid crystal light valve 220R includes a cell array and a drive circuit. The cell array includes M × N cells 302 arranged in a matrix of M rows and N columns. The drive circuit includes a row selection circuit 320, a column selection circuit 330, a pixel data supply circuit 340, and a voltage selection circuit 350. Note that the row selection circuit 320 is also called a scanning line driver, and a circuit including the column selection circuit 330 and the pixel data supply circuit 340 is also called a data driver. The drive circuit is formed on the silicon substrate together with the electric circuit included in the cell array.

The row selection circuit 320 includes a shift register, and includes a data terminal D, a clock terminal C, and M output terminals #Q 1 to #Q M. Note that the symbol “#” indicates negative logic, and in FIG. 2, the symbol “− (bar)” indicates negative logic. The vertical synchronizing signal VS supplied from the control circuit 150 is supplied to the data terminal D, and the horizontal synchronizing signal HS supplied from the control circuit 150 is supplied to the clock terminal C. The two synchronization signals VS and HS have frequencies suitable for the liquid crystal light valves 220R, G, and B, and include L level pulses. Then, from the M output terminals #Q 1 ~ # Q M, the M row selection signal RS 1 to RS M containing the H level pulse is output. Each of the row selection signals RS 1 to RS M has a cycle of 1V (a cycle of the vertical synchronization signal VS) and is sequentially shifted in phase by a period of 1H (a cycle of the horizontal synchronization signal HS).

The m (1 ≦ m ≦ M) -th output terminal #Q m of the row selection circuit 320 is connected to the N cells 302 arranged in the m-th row in the cell array, and the N cells 302 are connected to the N cells 302. Is supplied with the m-th row selection signal RS m .

The column selection circuit 330 includes a shift register, and includes a data terminal D, a clock terminal C, and N output terminals #Q 1 to #Q N. The data terminal D is supplied with the horizontal synchronizing signal HS supplied from the control circuit 150, and the clock terminal C is supplied with the dot clock signal DC supplied from the control circuit 150. The dot clock signal DC has a period equal to the output period of pixel data for one pixel included in each color data R, G, B constituting the analog image data FD. Then, from the N output terminals #Q 1 ~ # Q N, the N column selection signals CS 1 to CS N containing the H level pulse is output. Each of the column selection signals CS 1 to CS N has a period of 1H, and the phase is sequentially shifted by the period of the dot clock signal DC.

The pixel data supply circuit 340 includes N n-channel field effect transistors TR 1 to TR N. The pixel data supply circuit 340 receives the color data R supplied from the analog image data supply circuit 120 and supplies each pixel data included in the color data R to the corresponding cell 302 in the cell array.

The n-th output terminal #Q n of the row selection circuit 320 is connected to the gate terminal G of the n (1 ≦ n ≦ N) -th transistor TR n of the pixel data supply circuit 340, and the n-th column selection is performed. A signal CS n is provided. Color data R is applied to the drain terminal D of the nth transistor TRn. However, the color data R is commonly applied to the drain terminals D of the N transistors TR 1 to TR N. The source terminal S of the n-th transistor TR n is connected to the M cells 302 arranged in the n-th column of the cell array, and the M-th cell 302 receives the n-th column selection signal CS n . Accordingly, pixel data for one pixel included in the color data R is given. However, of the M cells 302 arranged in the n-th column, only one cell 302 arranged in the m-th row selected by the m-th row selection signal RS m receives the pixel data.

  Hereinafter, the cell 302 arranged in the mth row and the nth column is referred to as a “(m, n) th” cell 302.

(M, n) in the th cell 302, as described above, n-th transistor TR n of the m-th row selection signal RS m with given, pixel data supply circuit 340 is supplied from the row selecting circuit 320 Pixel data supplied from is provided. Further, the transfer signal FT and the black image selection signal BT supplied from the control circuit 150 are commonly supplied to the M × N cells 302.

  The voltage selection circuit 350 is a switch having two input terminals and one output terminal. A positive voltage V + and a negative voltage V− are supplied to a first input terminal and a second input terminal of the voltage selection circuit 350 from a DC power source (not shown) inside the projector PJ, respectively. Note that the value of the positive voltage V + and the value of the negative voltage V− are respectively equal to the maximum value and the minimum value that can be taken by the pixel data included in the color data R. The voltage selection circuit 350 is supplied with the voltage selection signal VBS supplied from the control circuit 150. The voltage selection circuit 350 selects one of the two voltages V + and V− according to the voltage selection signal VBS. Specifically, when voltage selection signal VBS is set to H level, positive voltage V + is selected, and when voltage selection signal VBS is set to L level, negative voltage V- is selected. Is done. The output terminal of the voltage selection circuit 350 is connected to the M × N cells 302, and the selected voltage VB (V + or V−) is applied to the M × N cells 302 in common.

FIG. 3 is an explanatory diagram showing the internal configuration of the (m, n) th cell 302. In FIG. 3, the n-th transistor TR n included in the pixel data supply circuit 340 (FIG. 2) is also shown.

  As illustrated, the (m, n) -th cell 302 includes a liquid crystal element LC, two capacitors Ca and Cb, two n-channel field effect transistors TRa and TRb, and two buffer circuits BFa and BFb. And a switch SW. Note that the liquid crystal element LC has a function of holding charges in the same manner as a capacitor. The switch SW is actually configured using a transistor.

The gate terminal G of the first transistor TRa is connected to the m-th output terminal #Q m row selection circuit 320, the said gate terminal G, is given m-th row selection signal RS m. The drain terminal D of the first transistor TRa is connected to the source terminal S of the nth transistor TRn included in the pixel data supply circuit 340, and is supplied with pixel data. The source terminal S of the first transistor TRa is connected to the input terminal of the first buffer circuit BFa and one terminal of the first capacitor Ca. The other terminal of the first capacitor Ca is set to a predetermined potential (for example, ground).

  The transfer signal FT supplied from the control circuit 150 is supplied to the gate terminal G of the second transistor TRb. The drain terminal D of the second transistor TRb is connected to the output terminal of the first buffer circuit BFa. The source terminal S of the second transistor TRb is connected to the input terminal of the second buffer circuit BFb and one terminal of the second capacitor Cb. The other terminal of the second capacitor Cb is set to a predetermined potential (for example, ground).

  The switch SW has two input terminals and one output terminal. The first input terminal is connected to the output terminal of the second buffer circuit BFb. The second input terminal is connected to the output terminal of the voltage selection circuit 350 (FIG. 2), and the selection voltage VB is applied to the second input terminal. The output terminal of the switch SW is connected to one terminal of the liquid crystal element LC. The other terminal of the liquid crystal element LC is set to a predetermined potential (for example, ground).

  A black image selection signal BT supplied from the control circuit 150 is supplied to the switch SW. The switch SW changes the operation state according to the black image selection signal BT. Specifically, when the black image selection signal BT is set to the H level, the first input terminal and the output terminal are set to the first state, and at this time, the liquid crystal element LC includes Pixel data is supplied from the second buffer circuit BFb. On the other hand, when the black image selection signal BT is set to the L level, the second input terminal and the output terminal are set to the second state in which conduction is established. At this time, the selection voltage VB is applied to the liquid crystal element LC. That is, black pixel data (specific pixel data indicating the minimum luminance value) is supplied.

A-3. LCD light valve operation:
A-3-1. Operation when displaying a still image (first operation mode):
As described above, when a still image is displayed, the first operation mode is selected. FIG. 4 is a timing chart regarding the operation of the liquid crystal light valve 220R when the first operation mode is selected in the first embodiment. FIG. 4A shows the color data R supplied from the analog image data supply circuit 120. FIG. 4B shows the vertical synchronization signal VS supplied from the control circuit 150. FIG. 4C shows the timing at which data is stored in the first capacitor Ca. FIG. 4D shows the transfer signal FT supplied from the control circuit 150. In the present embodiment, the transfer signal FT is a signal obtained by inverting and delaying the vertical synchronization signal VS. That is, the transfer signal FT has the same frequency as the vertical synchronization signal VS, and the H level pulse included in the transfer signal FT is generated with a slight delay from the L level pulse included in the vertical synchronization signal VS. FIG. 4E shows data stored in the second capacitor Cb. FIG. 4F shows the black image selection signal BT supplied from the control circuit 150. FIG. 4G shows the voltage selection signal VBS supplied from the control circuit 150. FIG. 4H shows data held by the liquid crystal element LC, that is, data for determining the operation state of the liquid crystal element LC.

  Note that the black image is not displayed in the first operation mode. For this reason, the black image selection signal BT and the voltage selection signal VBS are maintained at a constant signal level (H level). In the present embodiment, the light source lamp 212 is maintained in a lit state.

In the figure, each of the periods T1 to T3 is a 1V period. In the 1V period, the M row selection signals RS 1 to RS M are sequentially set to the H level. Then, during the 1H period when the row selection signals RS 1 to RS M are set to the H level, the N column selection signals CS 1 to CS N are sequentially set to the H level.

In the first period T1, M × N pixel data constituting the image data F (k) of the kth frame (FIG. 4A) is M × N in the M × N cells 302. The first capacitors Ca (FIG. 4C) are sequentially stored at different timings. Here, a specific operation will be described by paying attention to the (m, n) -th cell 302. When m-th row selection signal RS m is set to H level, N first transistor TRa in N cells 302 in the m-th row are turned on, the N first capacitor Ca The pixel data can be stored. In this state, when the n-th column selection signal CS n is set to H level, the n-th transistor TR n included in the pixel data supply circuit 340 is turned on. At this time, the (m, n) -th pixel data included in the color data R is stored in the cell 302 via the transistor TR n and the first transistor TRa in the (m, n) -th cell 302. Of the first capacitor Ca. More specifically, electric charges are accumulated in the first capacitor Ca in the (m, n) th cell 302, and as a result, the voltage of the capacitor Ca becomes the voltage of the (m, n) th pixel data. The value is set accordingly. Thus, in the first period T1, M × N cells 302 are selected at different timings by the row selection signals RS 1 to RS M and the column selection signals CS 1 to CS N. Then, M × N pixel data constituting the image data F (k) of the kth frame are sequentially stored in the M × N first capacitors Ca at different timings. Note that the voltage of each first capacitor Ca is maintained for a period of 1V. Specifically, the voltage of the first capacitor Ca of the (m, n) -th cell 302 is determined by the m-th row selection signal RS m and the n-th column selection signal CS n in the second period T2. Both are maintained until they are set to the H level.

  In the first period T1, M × N second capacitors Cb (FIG. 4 (e)) include M constituting the image data F (k−1) of the (k−1) th frame. × N pieces of pixel data are stored. In the first operation mode, the switch SW is maintained in the first state, and the image data stored in the second capacitor Cb is stored in the liquid crystal element LC via the second buffer circuit BFb. Supplied. Therefore, the M × N liquid crystal elements LC (FIG. 4 (h)) hold M × N pixel data constituting the image data F (k−1). The operation state determined by the pixel data is set. The light emitted from the light source lamp 212 is modulated in accordance with the operating state of the M × N liquid crystal elements LC, thereby displaying the (k−1) th frame image.

  After the M × N pixel data constituting the image data F (k) of the k-th frame are sequentially stored in the M × N first capacitors Ca, the transfer signal FT (FIG. 4D) is generated. Set to H level. When the transfer signal FT is set to the H level, the M × N second transistors TRb are simultaneously turned on. At this time, the M × N pixel data constituting the image data F (k) of the kth frame stored in the M × N first capacitors Ca is stored in the M × N first buffers. Through the circuit BFa, the data are transferred to the M × N second capacitors Cb all at once and stored. In the first operation mode, since the switch SW is maintained in the first operation state, the pixel data stored in the M × N second capacitors Cb is M × N second capacitors. It is transferred to and held by M × N liquid crystal elements LC (FIG. 4H) via the buffer circuit BFb. That is, the M × N pixel data constituting the image data F (k−1) held by the M × N liquid crystal elements LC is the M × N pixels constituting the image data F (k). The data is changed all at once. Then, the M × N liquid crystal elements LC (FIG. 4E) change their operating states all at once based on the changed M × N pixel data. At this time, the light emitted from the light source lamp 212 is modulated all at once according to the changed operation state of the M × N liquid crystal elements LC. As a result, the image of the kth frame is displayed instead of the image of the (k−1) th frame.

  When the transfer signal FT (FIG. 4D) returns to the L level, the M × N second transistors TRb are turned off, and the M × N second capacitors Cb store pixel data for 1 V period. To do. Then, the pixel data stored in the second capacitor Cb is supplied to the M × N liquid crystal elements LC for 1 V period. Therefore, the operation state of the M × N liquid crystal elements LC is maintained for 1 V period, and the image of the kth frame is displayed for 1 V period.

  In the present embodiment, the first buffer circuit BFa includes the pixel data value (voltage value) stored in the first capacitor Ca and the pixel data value (voltage voltage) received and stored by the second capacitor Cb after transfer. (Value) and the pixel data stored in the first capacitor Ca at the time of transfer. Thereby, when the pixel data is transferred from the first capacitor Ca to the second capacitor Cb, the value (voltage value) of the pixel data is not changed. Further, the second buffer circuit BFb has a pixel data value (voltage value) stored in the second capacitor Cb and a pixel data value (voltage value) received and held by the liquid crystal element LC after the transfer. It has a function of amplifying pixel data stored in the second capacitor Cb at the time of transfer so as to be equal. Thereby, when the pixel data is transferred from the second capacitor Cb to the liquid crystal element LC, the value (voltage value) of the pixel data is not changed.

  In other periods T2 and T3, the same processing as described above is executed. For example, in the second period T2, M × N first capacitors Ca (FIG. 4C) include M × N pieces of image data F (k + 1) of the (k + 1) -th frame. Pixel data is stored sequentially. Then, according to the transfer signal FT, M × N pixel data stored in the M × N first capacitors Ca are converted into M × N second capacitors Cb and M × N liquid crystal elements LC. (FIG. 4 (e)) is transferred all at once. Then, the M × N liquid crystal elements LC change the operation state all at once based on the supplied M × N pixel data. As a result, the (k + 1) th frame image is displayed instead of the kth frame image.

A-3-2. Operation when displaying a moving image (second operation mode):
As described above, when a moving image is displayed, the second operation mode is selected. As is well known, an image is displayed by an impulse method on a CRT or a plasma panel, but an image is displayed by a hold method on a liquid crystal panel. In the impulse method, there is a non-display period in which no image is displayed within one frame period (1 V period), but in the hold method, there is no non-display period within one frame period (1 V period). For this reason, in the hold method, a deviation occurs between the actual position of the object expressed in the image and the position of the object predicted by the observer, and as a result, moving image blur occurs.

  Thus, in this embodiment, when the second operation mode is selected, an image is displayed by a pseudo impulse method by providing a non-display period within one frame period (1 V period). As a result, moving image blur can be reduced.

  FIG. 5 is a timing chart relating to the operation of the liquid crystal light valve 220R when the second operation mode is selected in the first embodiment. 5A to 5E are the same as FIGS. 4A to 4E, but FIGS. 5F to 5H are changed.

  The black image selection signal BT (FIG. 5 (f)) has a frequency twice that of the vertical synchronization signal VS, and includes two L level pulses in a 1V period. In this embodiment, the black image selection signal BT shifts to the L level at time t1 within each period T1 to T3, and the transfer signal FT (FIG. 4 (d)) shifts to the H level at subsequent time t2. . At time t3, the transfer signal FT returns to the L level, and at the subsequent time t4, the black image selection signal BT returns to the H level. In the period t5 to t6, the transfer signal FT is maintained at the L level, but the black image selection signal BT is changed to the L level.

  The voltage selection signal VBS (FIG. 5 (g)) has a frequency that is ½ times the frequency of the vertical synchronization signal VS, and is alternately set to H level or L level every 1V period.

  FIG. 5H is the same as FIG. 4H, but a hatched period is inserted in the figure. In the hatched period, black pixel data is held in each liquid crystal element LC, and a black image is displayed.

  As described above, in the first period T1, M × N pixel data constituting the image data F (k) of the kth frame (FIG. 5A) is stored in the M × N cells 302. Are sequentially stored in the M × N first capacitors Ca (FIG. 5C) at different timings.

  In the second half of the first period T1, the image data F (k−1) of the (k−1) th frame is stored in the M × N second capacitors Cb (FIG. 5E). M × N pieces of pixel data to be configured are stored. In the second half of the first period T1, the black image selection signal BT (FIG. 5 (f)) is set to the H level as in FIG. 4 (f). Therefore, the M × N liquid crystal elements LC hold the same pixel data as the M × N second capacitors Cb. The M × N liquid crystal elements LC are set to an operation state determined by the M × N pixel data. For this reason, the image of the (k−1) th frame is displayed in the second half of the first period T1.

  When the black image selection signal BT shifts to the L level at time t1 in the second period T2, the switch SW is set to the second state, and the selection voltage VB is supplied to the liquid crystal element LC. At this time, M × N black pixel data is held in the M × N liquid crystal elements LC (FIG. 5H). The M × N liquid crystal elements LC are set to an operation state determined by the M × N black pixel data. As a result, in the period t1 to t4 in which the black image selection signal BT is set to the L level, a black image is displayed instead of the (k−1) th frame image.

  Thereafter, when the transfer signal FT (FIG. 5D) is set to the H level in the period t2 to t3, the image data F (k) of the kth frame stored in the M × N first capacitors Ca. M × N pieces of pixel data constituting () are simultaneously transferred to and stored in M × N second capacitors Cb (FIG. 5E). However, in the period t1 to t4, the black image selection signal BT is set to the L level and the switch SW is set to the second state, so that the black image selection signal BT is stored in the second capacitor Cb in each cell 302. Pixel data is not transferred to the liquid crystal element LC.

  When the black image selection signal BT returns to the H level at time t4, the switch SW is set to the first state, and the liquid crystal element LC is connected to the second capacitor Cb via the second buffer circuit BFb. The stored pixel data is transferred and held. That is, the M × N pixel data constituting the image data F (k−1) of the (k−1) th frame held by the M × N liquid crystal elements LC is the image of the kth frame. The data F (k) is changed all at once to M × N pixel data. The M × N liquid crystal elements LC (FIG. 5 (h)) simultaneously change their operating states based on the changed M × N pixel data. Thereby, the image of the kth frame is displayed instead of the black image.

  At time t5, the black image selection signal BT again shifts to the L level. At this time, the switch SW is set to the second state, and the selection voltage VB is supplied to the liquid crystal element LC. As a result, in the period t5 to t6, a black image is displayed instead of the kth frame image. At time t6, the black image selection signal BT returns to the H level again. At this time, the switch SW is set to the first state, and the pixel data stored in the second capacitor Cb is transferred and held in the liquid crystal element LC via the second buffer circuit BFb. In the period t5 to t6, the transfer signal FT is maintained at the L level, and the value of the pixel data stored in the second capacitor Cb is not changed. For this reason, after time t6, the image of the kth frame is displayed again instead of the black image.

  In the present embodiment, the frequency of the black image selection signal BT is set to twice the frequency of the vertical synchronization signal VS, but may be set to 1 or more instead. However, when the frequency of the black image selection signal BT is relatively low, the black image is easily noticeable and flicker is likely to occur. For this reason, the frequency of the black image selection signal BT is preferably at least twice the frequency of the vertical synchronization signal VS. By so doing, it is possible to suppress the occurrence of flicker due to the presence of the black image, in other words, the presence of the non-display period of the image. In the present embodiment, the period during which the black image selection signal BT is set to the L level is set to a period of about 20% of one cycle of the black image selection signal BT. You may make it set to the period of% to about 40%.

A-4. Cell variants:
FIG. 6 is an explanatory diagram showing the internal configuration of the (m, n) -th cell 302 ′ in the modification, and corresponds to FIG. The cell 302 ′ is substantially the same as the cell 302 (FIG. 3), but the position of the switch SW ′ and the position of the second buffer circuit BFb ′ are changed.

  Specifically, the first input terminal of the switch SW ′ is connected to the source terminal S of the second transistor TRb and one terminal of the second capacitor Cb. Note that the second input terminal of the switch SW 'is connected to the output terminal of the voltage selection circuit 350 (FIG. 2), as in the first embodiment. The output terminal of the switch SW ′ is connected to the input terminal of the second buffer circuit BFb. The output terminal of the second buffer circuit BFb is connected to one terminal of the liquid crystal element LC.

  Even when the configuration of this example is employed, the liquid crystal light valves 220R, G, and B operate in the same manner as in FIGS.

  As described above, in this embodiment, according to the black image selection signal BT, one of the plurality of pixel data stored in the plurality of second capacitors Cb and the plurality of black pixel data is a plurality of pixels. Since the liquid crystal elements LC are supplied all at once and the operating states of the plurality of liquid crystal elements LC are changed all at once, it is possible to display significant images at once and display black images (specific images) at once. can do. In other words, significant images can be displayed together and display of the images can be stopped collectively. Thereby, when displaying a moving image, generation | occurrence | production of a moving image blur can be reduced.

  In particular, in the present embodiment, in the period t2 to t3 in FIG. 5, the period in which the black image selection signal BT is set to the L level overlaps the period in which the transfer signal FT is set to the H level. A black image (specific image) is displayed between the first image (for example, the image of the kth frame) and the second image (for example, the image of the (k + 1) th frame). For this reason, compared with the case where the above-mentioned two periods do not overlap and the second image is displayed immediately after the first image, the first image felt by the observer is changed from the second image to the second image. Sudden changes are alleviated and moving image blur can be reduced efficiently.

  In this embodiment, a black image is displayed between the first image and the second image. As described above, the period during which the black image selection signal BT is set to the L level and the transfer are transferred. By shifting the period during which the signal FT is set to the H level, the second image can be displayed in batch after the first image is displayed in batch. Conventionally, since a plurality of scanning lines are sequentially selected, when a first image and a second image are sequentially displayed, usually a part of the first image and a part of the second image However, there was an overlap period displayed at the same time. However, in this embodiment, a plurality of pixel data stored in the plurality of first capacitors Ca can be stored in the plurality of second capacitors Cb all at once according to the transfer signal FT. For this reason, after displaying the 1st image collectively, the 2nd image can be displayed collectively. In other words, it is possible to eliminate an overlap period in which a part of the first image and a part of the second image are displayed simultaneously. Thereby, when a moving image is displayed, it is possible to suppress occurrence of flicker (flicker) due to the overlap period.

  As can be seen from the above description, the plurality of liquid crystal elements LC in the plurality of cells 302 in this embodiment correspond to the plurality of light emitting elements in the present invention, and the plurality of liquid crystal elements LC in the plurality of cells 302 are A plurality of element groups Ca, Cb, TRa, TRb, BFa, BFb, and SW other than the element groups correspond to a plurality of element control units and operation state control units in the present invention.

  In particular, the second capacitor Cb in this embodiment corresponds to the first storage unit in the present invention, and the switch SW and the second buffer circuit BFb correspond to the selection supply unit in the present invention. The second buffer circuit BFb corresponds to the first amplification unit in the present invention. Further, the first capacitor Ca in the present embodiment corresponds to the second storage unit in the present invention, and the first buffer circuit BFa and the second transistor TRb correspond to the transfer unit in the present invention. The first buffer circuit BFa corresponds to the second amplification unit in the present invention. Furthermore, the first transistor TRa in the present embodiment corresponds to the acquisition unit in the present invention.

  Further, the voltage selection circuit 350 in this embodiment corresponds to the specific pixel data supply unit in the present invention, and the row selection circuit 320 and the column selection circuit 330 included in the drive circuit correspond to the selection unit in the present invention.

B. Second embodiment:
FIG. 7 is an explanatory diagram showing a schematic configuration of the projector PJB in the second embodiment. FIG. 7 is substantially the same as FIG. 1, except that the three illumination optical systems 260R, G, and B, the light emitting unit driving circuit 112, and the control circuit 150B are changed.

  The three illumination optical systems 260R, G, and B include light emitting units 262R, G, and B, respectively, and emit red light, green light, and blue light. In the present embodiment, each of the light emitting units 262R, G, and B includes a light emitting diode (LED), but other solid light sources such as a semiconductor laser may be used instead.

  As in the first embodiment, the control circuit 150B has a function of controlling the light emitting unit driving circuit 112, the analog image data supply circuit 120, and the three liquid crystal light valves 220R, G, and B. Similarly to the first embodiment, the control circuit 150B acquires a determination result regarding the display target image from the analog image data supply circuit 120, and selects an operation mode according to the determination result.

  In particular, in the present embodiment, the control circuit 150B has a function of supplying the power selection signal PS to the light emitting unit driving circuit 112 in accordance with the selected operation mode. Specifically, when it is determined that the display target image is a still image (when the first operation mode is selected), the control circuit 150B is relatively low from each of the light emitting units 262R, G, and B. The first power selection signal PS1 is supplied to the light emitting unit driving circuit 112 so that light having intensity is emitted. On the other hand, when it is determined that the display target image is a moving image (when the second operation mode is selected), the control circuit 150B has a relatively high intensity from each of the light emitting units 262R, G, and B. The second power selection signal PS2 is supplied to the light emitting unit driving circuit 112 so that light is emitted.

  The control circuit 150B has a function of supplying the control signal LS to the light emitting unit driving circuit 112 in accordance with the selected operation mode. Specifically, when it is determined that the display target image is a still image (when the first operation mode is selected), the control circuit 150B continuously receives light from the light emitting units 262R, G, and B. The first control signal LS1 is supplied to the light emitting unit driving circuit 112 so that light is emitted. On the other hand, when it is determined that the display target image is a moving image (when the second operation mode is selected), the control circuit 150B intermittently emits light from each of the light emitting units 262R, G, and B. As described above, the second control signal LS2 is supplied to the light emitting unit driving circuit 112.

  The light emitting unit driving circuit 112 supplies power to the light emitting units 262R, G, and B to drive the light emitting units 262R, G, and B as in the first embodiment. However, in the present embodiment, the light emitting unit driving circuit 112 changes the power supplied to each of the light emitting units 262R, G, B in accordance with the power selection signals PS1, PS2 given from the control circuit 150B. Specifically, when the light emitting unit driving circuit 112 receives the first power selection signal PS1 (when the first operation mode is selected), the light emitting unit driving circuit 112 supplies the first power to each of the light emitting units 262R, G, When the second power selection signal PS2 is received (when the second operation mode is selected), the second power larger than the first power is supplied to each of the light emitting units 262R, G, Supply to B. In the present embodiment, the light emitting unit driving circuit 112 changes the period during which power is supplied to each of the light emitting units 262R, G, B according to the control signals LS1, LS2 given from the control circuit 150B.

  Note that the light emitting units 262R, G, and B in this embodiment correspond to the light source device in the present invention, and the control circuit 150B and the light emitting unit drive circuit 112 correspond to the control unit in the present invention.

  FIG. 8 is a timing chart relating to the operation of the liquid crystal light valve 220R when the first operation mode is selected in the second embodiment. 8A to 8H are the same as FIGS. 4A to 4H, and FIG. 8I is added. FIG. 8 (i) shows the first control signal LS 1 supplied to the light emitting unit driving circuit 112.

  FIG. 9 is a timing chart relating to the operation of the liquid crystal light valve 220R when the second operation mode is selected in the second embodiment. 9A to 9H are the same as FIGS. 5A to 5H, and FIG. 9I is added. FIG. 9 (i) shows the second control signal LS 2 supplied to the light emitting unit driving circuit 112.

  Note that the light emitting unit driving circuit 112 supplies power to the light emitting units 262R, G, and B during the period in which the control signals LS1 and LS2 are set at the H level, and each light emission during the period in which the control signals LS1 and LS2 are set at the L level. Power is not supplied to the units 262R, G, and B. That is, the H level period is a lighting period of each of the light emitting units 262R, G, and B, and the L level period is a light extinction period.

  As shown in FIG. 8 (i), the first control signal LS1 is maintained at the H level. That is, in the first operation mode selected when a still image is displayed, each light emitting unit 262R, G, B is maintained in a lit state. On the other hand, as shown in FIG. 9 (i), the second control signal LS2 includes intermittently generated L level pulses. That is, in the second operation mode selected when a moving image is displayed, each light emitting unit 262R, G, B is intermittently turned off. In this embodiment, the second control signal LS2 has the same waveform as the black image selection signal BT (FIG. 9 (f)).

  When a moving image is displayed, moving image blur can be further reduced if the second control signal LS2 shown in FIG. 9I is used. Specifically, in this embodiment, as in the first embodiment, as shown in FIG. 9F, in the period in which the black image selection signal BT is set to the L level, each liquid crystal element LC is a black pixel. Although the operation state is set according to the data, it is difficult to completely prohibit the emission of light from the liquid crystal light valves 220R, G, and B. For this reason, when each light emitting unit 262R, G, B is maintained in a lit state, when each liquid crystal element LC is set to an operation state corresponding to black pixel data, a black image having a slight luminance is obtained. (That is, a gray image) is displayed. However, as shown in FIG. 9 (i), when the second control signal LS2 is set to the L level, the light emitting units 262R, G, and B are turned off, and thus a black image having a slight luminance. The display of (gray image) is suppressed. Thereby, moving image blur can be further reduced.

  In the present embodiment, the frequency of the second control signal LS2 (FIG. 9 (i)) is twice the frequency of the vertical synchronization signal VS similarly to the black image selection signal BT (FIG. 9 (f)). Although it is set, it may be set to 1 or more times instead. However, like the black image selection signal BT, the frequency of the second control signal LS2 is preferably at least twice the frequency of the vertical synchronization signal VS. By so doing, it is possible to suppress the occurrence of flicker due to the existence of the non-display period of the image. In the present embodiment, the period during which the second control signal LS2 is set to the L level is set to a period of about 20% of one cycle of the second control signal LS2, similarly to the black image selection signal BT. However, instead of this, a period of about 10% to about 40% may be set. In the present embodiment, the second control signal LS2 has the same waveform as the black image selection signal BT, but may have a different waveform.

  By the way, when the power (watt) supplied from the light emitting unit drive circuit 112 to each light emitting unit 262R, G, B is equal in the first operation mode and the second operation mode, The total light amount (that is, cumulative light amount) emitted from the light emitting units 262R, G, B is smaller than the total light amount in the first operation mode. Specifically, if the lighting period is Ton and the extinguishing period is Toff, the total light amount in the second operation mode is Ton / (Ton + Toff) times the total light amount in the first operation mode. For this reason, in the second operation mode, the brightness (cumulative luminance) of the image felt by the observer is lowered. Therefore, in this embodiment, when the light emitting unit driving circuit 112 receives the second power selection signal PS2 in the second operation mode, the light emitting units 262R, G, B have a relatively large second power. W2 is supplied. Specifically, if the first power supplied to each light emitting unit 262R, G, B in the first operation mode is W1, the second power W2 is expressed by the following equation.

  W2 = W1 × (1 + Toff / (Ton + Toff))

  In the second operation mode, if the light emitting unit drive circuit 112 supplies the second power W2 to each of the light emitting units 262R, G, B, the total light amount in the first operation mode is equal to the total light amount in the first operation mode. Since they are substantially equal, it is possible to suppress a decrease in image brightness in the second operation mode.

  Further, in the second operation mode, a light extinction period is provided, and the intensity of light emitted from each light emitting unit 262R, G, B during the lighting period is higher than that in the first operation mode. The contrast can be improved as compared with the operation mode.

  Further, in the second operation mode, since the light emitting units 262R, G, B are turned off, each light emitting unit 262R, G, B is driven by a relatively large second power W2. There is also an advantage that the shortening of the lifetime of each light emitting part 262R, G, B can be mitigated.

  The present invention is not limited to the above-described examples and embodiments, and can be implemented in various modes without departing from the gist thereof. For example, the following modifications are possible.

(1) In the above embodiment, the voltage selection circuit 350 is used, and the selection voltage VB is alternately changed to two voltages V + and V−, but the voltage selection circuit 350 can be omitted. In this case, the positive voltage V + or the negative voltage V− may be supplied to each cell. However, the deterioration of the liquid crystal element LC can be reduced if the selection voltage VB is alternately changed to the two voltages V + and V− as in the above embodiment.

  In the above-described embodiment, the liquid crystal light valves 220R, G, and B operate in a normally white system, and when the positive voltage V + or the negative voltage V− is applied to each liquid crystal element LC, black ( Lowest luminance value) is displayed, and white (maximum luminance value) is displayed when 0 V (ground level) is applied to each liquid crystal element LC. However, instead of this, a liquid crystal light valve operating in a normally black system may be used. In this liquid crystal light valve, black (minimum luminance value) is displayed when 0 V (ground level) is applied to each liquid crystal element LC. Therefore, even when this liquid crystal light valve is used, the voltage selection circuit 350 can be omitted.

(2) In the above embodiment, each cell 302 includes the buffer circuits BFa and BFb, but the buffer circuits BFa and BFb can be omitted. However, in this case, when the pixel data is transferred, the value (voltage value) of the pixel data becomes small due to the on-resistance of the second transistor TRb and the switch SW, so that the analog image data FD It is preferable that the amplitude is set relatively large in advance.

(3) In the above embodiment, the liquid crystal light valves 220R, G, and B are integrally formed with a cell array including a plurality of cells 302 and a drive circuit including four circuits 320, 330, 340, and 350. One device. However, instead of this, the cell array and the drive circuit may be two independent devices. Alternatively, the plurality of liquid crystal elements LC and other electric circuits (that is, an electric circuit and a driving circuit in the cell array) may be two independent devices.

(4) In the above embodiment, the present invention is applied to the liquid crystal light valves 220R, 220G, and 220B. However, the present invention may be applied to other types of devices instead. For example, the present invention may be applied to a micromirror type light modulation device such as DMD (Digital Micromirror Device) (trademark of TI). Further, the present invention may be applied to a self-luminous type device such as a plasma display panel (PDP), a field emission display (FED), or an electroluminescence (EL) display.

  In general, the display device may include a plurality of light emitting elements.

(5) Although the illumination optical system including the light source lamp 212 is used in the first embodiment, instead of this, illumination including a light emitting unit (that is, a solid light source such as an LED) is performed as in the second embodiment. An optical system may be used. In the second embodiment, an illumination optical system including the light emitting portions 262R, G, and B is used. Instead, a light source lamp (that is, a discharge tube such as a mercury lamp) is used in the same manner as in the first embodiment. An illumination optical system including the above may be used.

(6) In the above embodiment, the display system of the present invention is applied to a projector, but may be applied to a direct-view display instead.

(7) In the above embodiment, a part of the configuration realized by hardware may be replaced with software, and conversely, a part of the configuration realized by software may be replaced with hardware. Also good.

It is explanatory drawing which shows schematic structure of the projector PJ in 1st Example. It is explanatory drawing which shows the internal structure of liquid crystal light valve 220R. 3 is an explanatory diagram showing an internal configuration of an (m, n) th cell 302. FIG. It is a timing chart regarding the operation of the liquid crystal light valve 220R when the first operation mode is selected in the first embodiment. It is a timing chart regarding the operation of the liquid crystal light valve 220R when the second operation mode is selected in the first embodiment. It is explanatory drawing which shows the internal structure of the (m, n) th cell 302 'in a modification. It is explanatory drawing which shows schematic structure of the projector PJB in 2nd Example. It is a timing chart regarding the operation of the liquid crystal light valve 220R when the first operation mode is selected in the second embodiment. It is a timing chart regarding the operation of the liquid crystal light valve 220R when the second operation mode is selected in the second embodiment.

Explanation of symbols

DESCRIPTION OF SYMBOLS 110 ... Light source lamp drive circuit 112 ... Light emission part drive circuit 120 ... Analog image data supply circuit 150,150B ... Control circuit 210 ... Illumination optical system 212 ... Light source lamp 260R, G, B ... Illumination optical system 262R, G, B ... Light emission Sections 220R, G, B ... Liquid crystal light valve 230 ... Projection optical system 302 ... Cell 320 ... Row selection circuit 330 ... Column selection circuit 340 ... Pixel data supply circuit 350 ... Voltage selection circuit BFa, BFb ... Buffer circuit Ca, Cb ... Capacitor LC ... Liquid crystal element PJ, PJB ... Projector SW ... Switch TR ... Transistor TRa, TRb ... Transistor

Claims (11)

  1. A display device,
    A plurality of light emitting elements;
    A plurality of element control units corresponding to the plurality of light emitting elements;
    With
    Each of the plurality of element control units generates first image data representing a first image to be displayed by the display device in response to a first signal given to the plurality of element control units at the same timing. One of the first pixel data included and the specific pixel data indicating the lowest luminance value is selected, and the selected pixel data is supplied to the light emitting element to control the operation state of the light emitting element. A display device characterized by that.
  2. The display device according to claim 1,
    Each of the plurality of element controllers is
    A first storage unit for storing the first pixel data;
    In response to the first signal, one of the first pixel data and the specific pixel data stored in the first storage unit is selected, and the selected pixel data is emitted from the light. A selective supply unit for supplying to the element;
    A display device comprising:
  3. The display device according to claim 2,
    The selective supply unit is
    Stored in the first storage unit so that the value of the first pixel data stored in the first storage unit is equal to the value of the first pixel data received by the light emitting element. A display device comprising: a first amplifying unit that amplifies the first pixel data stored in the first storage unit when the first pixel data is supplied to the light emitting element.
  4. The display device according to claim 2 or 3,
    Each of the plurality of element control units further includes
    A second storage unit that stores second pixel data included in second image data representing a second image to be displayed next to the first image by the display device;
    The second pixel data stored in the second storage unit is supplied to the plurality of element control units at the same timing so that the second pixel data is stored in the first storage unit as the first pixel data. A transfer unit that transfers the second pixel data from the second storage unit to the first storage unit in response to the signal of 2;
    A display device comprising:
  5. The display device according to claim 4,
    The transfer unit
    A value of the second pixel data stored in the second storage unit; a value of the second pixel data stored as the first pixel data in the first storage unit after the transfer; A second amplifying unit that amplifies the second pixel data when transferring the second pixel data from the second storage unit to the first storage unit so that the second pixel data is equal to each other. apparatus.
  6. The display device according to any one of claims 1 to 5, further comprising:
    A specific pixel data supply unit that supplies the specific pixel data to the plurality of element control units;
    The specific pixel data supply unit is a display device that alternately changes a value of the specific pixel data into a first value and a second value having a sign different from that of the first value.
  7. The display device according to claim 1, further comprising:
    A selection unit for selecting the plurality of element control units at different timings;
    Each of the plurality of element controllers is
    A display device comprising: an acquisition unit that acquires the second pixel data given from the outside and supplies the second pixel data to the second storage unit when selected by the selection unit.
  8. A display system,
    The display device according to claim 4 or 5,
    A control unit for controlling the display device;
    With
    The control unit stores the second pixel data in the second storage in response to the second signal during a period in which the specific pixel data is supplied to the plurality of light emitting elements in response to the first signal. The display system is characterized in that the first signal and the second signal are supplied to the plurality of element control units so as to be transferred from the unit to the first storage unit.
  9. A display system,
    The display device according to any one of claims 1 to 7,
    A light source device that emits light toward the plurality of light emitting elements;
    A control unit that controls the light source device so that light is incident on the plurality of light emitting elements intermittently;
    With
    The control unit controls the light source device so that light does not enter the plurality of light emitting elements during a period in which the specific pixel data is supplied to the plurality of light emitting elements according to the first signal. A display system characterized by that.
  10. The display system according to claim 9, wherein
    The controller is
    A first operation mode in which the light source device continuously emits light toward the plurality of light emitting elements;
    A second operation mode in which the light source device emits light intermittently toward the plurality of light emitting elements;
    Have
    The control unit supplies a first power to the light source device in the first operation mode, and supplies a second power larger than the first power to the light source device in the second operation mode. Supply the display system.
  11. A display device,
    A plurality of light emitting elements;
    The image displayed by the display device is changed from the first type of image to the second type of image that is different from the first type of image and has the lowest luminance value. An operation state control unit that simultaneously controls the operation states of the plurality of light emitting elements at a predetermined timing;
    A display device comprising:
JP2006184313A 2006-07-04 2006-07-04 Display device and display system using the same Active JP5125005B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006184313A JP5125005B2 (en) 2006-07-04 2006-07-04 Display device and display system using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006184313A JP5125005B2 (en) 2006-07-04 2006-07-04 Display device and display system using the same

Publications (2)

Publication Number Publication Date
JP2008015081A true JP2008015081A (en) 2008-01-24
JP5125005B2 JP5125005B2 (en) 2013-01-23

Family

ID=39072183

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006184313A Active JP5125005B2 (en) 2006-07-04 2006-07-04 Display device and display system using the same

Country Status (1)

Country Link
JP (1) JP5125005B2 (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013519122A (en) * 2010-02-02 2013-05-23 ピクストロニックス・インコーポレーテッド Circuit for controlling a display device
US9082353B2 (en) 2010-01-05 2015-07-14 Pixtronix, Inc. Circuits for controlling display apparatus
US9116344B2 (en) 2008-10-27 2015-08-25 Pixtronix, Inc. MEMS anchors
US9128277B2 (en) 2006-02-23 2015-09-08 Pixtronix, Inc. Mechanical light modulators with stressed beams
US9135868B2 (en) 2005-02-23 2015-09-15 Pixtronix, Inc. Direct-view MEMS display devices and methods for generating images thereon
US9134552B2 (en) 2013-03-13 2015-09-15 Pixtronix, Inc. Display apparatus with narrow gap electrostatic actuators
US9158106B2 (en) 2005-02-23 2015-10-13 Pixtronix, Inc. Display methods and apparatus
US9176318B2 (en) 2007-05-18 2015-11-03 Pixtronix, Inc. Methods for manufacturing fluid-filled MEMS displays
US9177523B2 (en) 2005-02-23 2015-11-03 Pixtronix, Inc. Circuits for controlling display apparatus
US9229222B2 (en) 2005-02-23 2016-01-05 Pixtronix, Inc. Alignment methods in fluid-filled MEMS displays
US9261694B2 (en) 2005-02-23 2016-02-16 Pixtronix, Inc. Display apparatus and methods for manufacture thereof
US9336732B2 (en) 2005-02-23 2016-05-10 Pixtronix, Inc. Circuits for controlling display apparatus
US9500853B2 (en) 2005-02-23 2016-11-22 Snaptrack, Inc. MEMS-based display apparatus

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05173175A (en) * 1991-12-25 1993-07-13 Toshiba Corp Liquid crystal display device
JP2000200063A (en) * 1998-11-06 2000-07-18 Canon Inc Display device
JP2000267635A (en) * 1999-03-16 2000-09-29 Canon Inc Method for driving liquid crystal device
WO2001040857A1 (en) * 1999-12-03 2001-06-07 Mitsubishi Denki Kabushiki Kaisha Liquid crystal display
JP2001175216A (en) * 1999-10-04 2001-06-29 Matsushita Electric Ind Co Ltd High gradation display technology
JP2002514320A (en) * 1997-04-23 2002-05-14 サーノフ コーポレイション Active matrix light emitting diode pixel structure and method
JP2003108087A (en) * 2001-09-28 2003-04-11 Nippon Hoso Kyokai <Nhk> Liquid crystal display device
JP2004334171A (en) * 2003-04-30 2004-11-25 Hannstar Display Corp Liquid crystal display panel, liquid crystal display, and driving method
JP2005099806A (en) * 2003-09-25 2005-04-14 Samsung Electronics Co Ltd Scan driver, display device having the same and its drive method
JP2005316459A (en) * 2004-04-01 2005-11-10 Toshiba Matsushita Display Technology Co Ltd Liquid crystal display device and driving method for liquid crystal display device
JP2006030835A (en) * 2004-07-21 2006-02-02 International Display Technology Kk Array substrate, liquid crystal display device, and driving method for them
JP2006072360A (en) * 2004-09-02 2006-03-16 Samsung Electronics Co Ltd Display device and drive method therefor
JP2008015080A (en) * 2006-07-04 2008-01-24 Seiko Epson Corp Display device and display system using the same

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05173175A (en) * 1991-12-25 1993-07-13 Toshiba Corp Liquid crystal display device
JP2002514320A (en) * 1997-04-23 2002-05-14 サーノフ コーポレイション Active matrix light emitting diode pixel structure and method
JP2000200063A (en) * 1998-11-06 2000-07-18 Canon Inc Display device
JP2000267635A (en) * 1999-03-16 2000-09-29 Canon Inc Method for driving liquid crystal device
JP2001175216A (en) * 1999-10-04 2001-06-29 Matsushita Electric Ind Co Ltd High gradation display technology
WO2001040857A1 (en) * 1999-12-03 2001-06-07 Mitsubishi Denki Kabushiki Kaisha Liquid crystal display
JP2003108087A (en) * 2001-09-28 2003-04-11 Nippon Hoso Kyokai <Nhk> Liquid crystal display device
JP2004334171A (en) * 2003-04-30 2004-11-25 Hannstar Display Corp Liquid crystal display panel, liquid crystal display, and driving method
JP2005099806A (en) * 2003-09-25 2005-04-14 Samsung Electronics Co Ltd Scan driver, display device having the same and its drive method
JP2005316459A (en) * 2004-04-01 2005-11-10 Toshiba Matsushita Display Technology Co Ltd Liquid crystal display device and driving method for liquid crystal display device
JP2006030835A (en) * 2004-07-21 2006-02-02 International Display Technology Kk Array substrate, liquid crystal display device, and driving method for them
JP2006072360A (en) * 2004-09-02 2006-03-16 Samsung Electronics Co Ltd Display device and drive method therefor
JP2008015080A (en) * 2006-07-04 2008-01-24 Seiko Epson Corp Display device and display system using the same

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9229222B2 (en) 2005-02-23 2016-01-05 Pixtronix, Inc. Alignment methods in fluid-filled MEMS displays
US9500853B2 (en) 2005-02-23 2016-11-22 Snaptrack, Inc. MEMS-based display apparatus
US9336732B2 (en) 2005-02-23 2016-05-10 Pixtronix, Inc. Circuits for controlling display apparatus
US9087486B2 (en) 2005-02-23 2015-07-21 Pixtronix, Inc. Circuits for controlling display apparatus
US9274333B2 (en) 2005-02-23 2016-03-01 Pixtronix, Inc. Alignment methods in fluid-filled MEMS displays
US9135868B2 (en) 2005-02-23 2015-09-15 Pixtronix, Inc. Direct-view MEMS display devices and methods for generating images thereon
US9261694B2 (en) 2005-02-23 2016-02-16 Pixtronix, Inc. Display apparatus and methods for manufacture thereof
US9158106B2 (en) 2005-02-23 2015-10-13 Pixtronix, Inc. Display methods and apparatus
US9530344B2 (en) 2005-02-23 2016-12-27 Snaptrack, Inc. Circuits for controlling display apparatus
US9177523B2 (en) 2005-02-23 2015-11-03 Pixtronix, Inc. Circuits for controlling display apparatus
US9128277B2 (en) 2006-02-23 2015-09-08 Pixtronix, Inc. Mechanical light modulators with stressed beams
US9176318B2 (en) 2007-05-18 2015-11-03 Pixtronix, Inc. Methods for manufacturing fluid-filled MEMS displays
US9182587B2 (en) 2008-10-27 2015-11-10 Pixtronix, Inc. Manufacturing structure and process for compliant mechanisms
US9116344B2 (en) 2008-10-27 2015-08-25 Pixtronix, Inc. MEMS anchors
US9082353B2 (en) 2010-01-05 2015-07-14 Pixtronix, Inc. Circuits for controlling display apparatus
JP2015045884A (en) * 2010-02-02 2015-03-12 ピクストロニックス・インコーポレーテッド Circuits for controlling display apparatus
JP2013519122A (en) * 2010-02-02 2013-05-23 ピクストロニックス・インコーポレーテッド Circuit for controlling a display device
US9134552B2 (en) 2013-03-13 2015-09-15 Pixtronix, Inc. Display apparatus with narrow gap electrostatic actuators

Also Published As

Publication number Publication date
JP5125005B2 (en) 2013-01-23

Similar Documents

Publication Publication Date Title
CN100423058C (en) Organic electroluminescent picture element circuit
US7391398B2 (en) Method and apparatus for displaying halftone in a liquid crystal display
JP2009110006A (en) Display device
JP3778079B2 (en) Display device
TWI250499B (en) Electronic apparatus, electronic machine, driving method of electronic apparatus
JP2009175468A (en) Display
US8199079B2 (en) Demultiplexing circuit, light emitting display using the same, and driving method thereof
JP2006139248A (en) Liquid crystal display and driving method thereof
US7893915B2 (en) Liquid crystal display device and driving method thereof
CN100533534C (en) Scan driver, display device having the same, and method of driving display device
US9179137B2 (en) Gate driver and organic light emitting diode display including the same
JP2004191932A (en) Electrooptical device, method for driving electrooptical device, and electronic equipment
US8502810B2 (en) Display device and display method
US20060012555A1 (en) Driving circuit for electro-optical device, method of driving electro-optical device, electro-optical device, and electronic apparatus
JP4956520B2 (en) Backlight device and liquid crystal display device using the same
JP6329390B2 (en) Pixel of organic electroluminescence display
US7825878B2 (en) Active matrix display device
JP2006267999A (en) Drive circuit chip and display device
JP2015022305A (en) Display device and driving method for the same
US20060125738A1 (en) Light emitting display and method of driving the same
TWI324759B (en) Organic electroluminescent device, driving method thereof and electronic apparatus
JP2004157373A (en) Liquid crystal display device
US7483010B2 (en) Frame-varying addressing method of color sequential display
US8378936B2 (en) Display apparatus and method of driving the same
TWI289825B (en) Line compensated overdriving circuit of color sequential display and line compensated overdriving method thereof

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090501

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110927

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111128

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120117

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120308

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120508

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120705

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20121002

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20121015

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20151109

Year of fee payment: 3

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350