JP2007234698A - 回路基板装置、回路部品補強方法および電子機器 - Google Patents
回路基板装置、回路部品補強方法および電子機器 Download PDFInfo
- Publication number
- JP2007234698A JP2007234698A JP2006051528A JP2006051528A JP2007234698A JP 2007234698 A JP2007234698 A JP 2007234698A JP 2006051528 A JP2006051528 A JP 2006051528A JP 2006051528 A JP2006051528 A JP 2006051528A JP 2007234698 A JP2007234698 A JP 2007234698A
- Authority
- JP
- Japan
- Prior art keywords
- circuit board
- circuit
- semiconductor mounting
- substrate
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3442—Leadless components having edge contacts, e.g. leadless chip capacitors, chip carriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W42/00—Arrangements for protection of devices
- H10W42/121—Arrangements for protection of devices protecting against mechanical damage
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/65—Shapes or dispositions of interconnections
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09145—Edge details
- H05K2201/09181—Notches in edge pads
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09781—Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10727—Leadless chip carrier [LCC], e.g. chip-modules for cards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Combinations Of Printed Boards (AREA)
- Wire Bonding (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006051528A JP2007234698A (ja) | 2006-02-28 | 2006-02-28 | 回路基板装置、回路部品補強方法および電子機器 |
| US11/710,841 US20070200252A1 (en) | 2006-02-28 | 2007-02-26 | Circuit board apparatus, circuit component reinforcing method and electronic device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006051528A JP2007234698A (ja) | 2006-02-28 | 2006-02-28 | 回路基板装置、回路部品補強方法および電子機器 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2007234698A true JP2007234698A (ja) | 2007-09-13 |
| JP2007234698A5 JP2007234698A5 (https=) | 2008-11-27 |
Family
ID=38443200
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006051528A Withdrawn JP2007234698A (ja) | 2006-02-28 | 2006-02-28 | 回路基板装置、回路部品補強方法および電子機器 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US20070200252A1 (https=) |
| JP (1) | JP2007234698A (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112235938A (zh) * | 2019-07-15 | 2021-01-15 | 中兴通讯股份有限公司 | Pcb板的焊接方法和pcb城堡板 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5931371A (en) * | 1997-01-16 | 1999-08-03 | Ford Motor Company | Standoff controlled interconnection |
| JP3639505B2 (ja) * | 2000-06-30 | 2005-04-20 | インターナショナル・ビジネス・マシーンズ・コーポレーション | プリント配線基板及び半導体装置 |
| US6959489B2 (en) * | 2000-09-29 | 2005-11-01 | Tessera, Inc. | Methods of making microelectronic packages |
| US7118940B1 (en) * | 2005-08-05 | 2006-10-10 | Delphi Technologies, Inc. | Method of fabricating an electronic package having underfill standoff |
-
2006
- 2006-02-28 JP JP2006051528A patent/JP2007234698A/ja not_active Withdrawn
-
2007
- 2007-02-26 US US11/710,841 patent/US20070200252A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| US20070200252A1 (en) | 2007-08-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI545998B (zh) | Built-in parts wiring board | |
| JP5445340B2 (ja) | 基板補強構造、基板組立体、及び電子機器 | |
| CN100444374C (zh) | 印刷电路板和包括印刷电路板的电子设备 | |
| JP2017092094A (ja) | 電子装置、電子装置の製造方法及び電子機器 | |
| KR20100009941A (ko) | 단차를 갖는 몰딩수지에 도전성 비아를 포함하는 반도체패키지, 그 형성방법 및 이를 이용한 적층 반도체 패키지 | |
| JP4909823B2 (ja) | プリント回路板、電子部品の実装方法および電子機器 | |
| US20120161312A1 (en) | Non-solder metal bumps to reduce package height | |
| JP4051570B2 (ja) | 半導体装置の製造方法 | |
| JP2006339316A (ja) | 半導体装置、半導体装置実装基板、および半導体装置の実装方法 | |
| JP4976840B2 (ja) | プリント配線板、プリント配線板の製造方法および電子機器 | |
| US6858475B2 (en) | Method of forming an integrated circuit substrate | |
| JP4965989B2 (ja) | 電子部品内蔵基板および電子部品内蔵基板の製造方法 | |
| JP4952365B2 (ja) | 両面実装回路基板に対する電子部品の実装構造、半導体装置、及び両面実装半導体装置の製造方法 | |
| JP2007234698A (ja) | 回路基板装置、回路部品補強方法および電子機器 | |
| JP2008153583A (ja) | プリント回路板および電子機器 | |
| JP2008141036A (ja) | プリント基板およびその製造方法 | |
| JP2009010201A (ja) | プリント回路板、及び電子機器 | |
| JP2010165852A (ja) | 積層型半導体装置 | |
| JP2005347678A (ja) | 半導体チップおよびその製造方法、半導体装置、並びに電子機器 | |
| JP2005236245A (ja) | 半導体装置およびその製造方法、半導体チップおよびその製造方法、並びに電子機器 | |
| US20080150132A1 (en) | Stack up pcb substrate for high density interconnect packages | |
| JP2007266640A (ja) | 半導体装置及びその製造方法、回路基板並びに電子機器 | |
| JP3692810B2 (ja) | 半導体装置及びその製造方法、回路基板並びに電子機器 | |
| KR100746365B1 (ko) | 플립칩 실장용 기판의 제조방법 | |
| JP2007188920A (ja) | 積層型モジュールおよびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20081014 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20081014 |
|
| A761 | Written withdrawal of application |
Free format text: JAPANESE INTERMEDIATE CODE: A761 Effective date: 20090622 |