JP2006100807A - Method of manufacturing display device - Google Patents

Method of manufacturing display device Download PDF

Info

Publication number
JP2006100807A
JP2006100807A JP2005246250A JP2005246250A JP2006100807A JP 2006100807 A JP2006100807 A JP 2006100807A JP 2005246250 A JP2005246250 A JP 2005246250A JP 2005246250 A JP2005246250 A JP 2005246250A JP 2006100807 A JP2006100807 A JP 2006100807A
Authority
JP
Japan
Prior art keywords
layer
electrode layer
formed
semiconductor layer
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005246250A
Other languages
Japanese (ja)
Other versions
JP2006100807A5 (en
JP5030406B2 (en
Inventor
Tatsuya Honda
Ikuko Kawamata
Shinji Maekawa
Hironobu Shoji
Yukie Suzuki
Shunpei Yamazaki
Kensuke Yoshizumi
慎志 前川
健輔 吉住
博信 小路
舜平 山崎
郁子 川俣
達也 本田
幸恵 鈴木
Original Assignee
Semiconductor Energy Lab Co Ltd
株式会社半導体エネルギー研究所
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP2004251036 priority Critical
Priority to JP2004251036 priority
Application filed by Semiconductor Energy Lab Co Ltd, 株式会社半導体エネルギー研究所 filed Critical Semiconductor Energy Lab Co Ltd
Priority to JP2005246250A priority patent/JP5030406B2/en
Publication of JP2006100807A5 publication Critical patent/JP2006100807A5/ja
Publication of JP2006100807A publication Critical patent/JP2006100807A/en
Application granted granted Critical
Publication of JP5030406B2 publication Critical patent/JP5030406B2/en
Application status is Expired - Fee Related legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a method of manufacturing a display device adapted to improve utilization efficiency of ingredient materials, less likely to cause deviations of threshold values while using a small number of photomasks and having a TFT that allows operating at a high speed. <P>SOLUTION: The present invention includes adding catalytic element to an amorphous semiconductor film and heating the resultant product to form a crystalline semiconductor film; removing the catalytic element from the crystalline semiconductor film; and then fabricating a thin film transistor of a top-gate planar structure. The present invention further achieves simplification of processes and reduction of losses in ingredient materials by using the liquid drop ejection process to form selectively the constituents of the display device. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

    The present invention relates to a method for manufacturing a display device.

  In recent years, a flat panel display (FPD) typified by a liquid crystal display (LCD) or an electroluminescence (EL) display has attracted attention as a display device that replaces a conventional CRT. In particular, the development of a large-screen liquid crystal television apparatus equipped with a large liquid crystal panel driven by an active matrix has become an important issue for liquid crystal panel manufacturers to focus on. In recent years, a large screen EL television device has been developed following the liquid crystal television device.

    In a conventional liquid crystal display device or EL display device (hereinafter also referred to as a light emitting display device), a thin film transistor (hereinafter also referred to as a TFT) using amorphous silicon is used as a semiconductor element for driving each pixel. .

    On the other hand, in the conventional liquid crystal television apparatus, blurring of the image due to the limitation of viewing angle characteristics and the limitation of high-speed operation due to liquid crystal materials and the like has been a drawback. An (optically compensated bend) mode has been proposed (Non-Patent Document 1).

Nagahiro Yasuaki et al., "Nikkei Microdevices separate volume flat panel display 2002", Nikkei BP, October 2001, P102-109

    However, when a TFT using an amorphous semiconductor film is DC-driven, the threshold value tends to shift and TFT characteristic variation tends to occur accordingly. For this reason, luminance unevenness occurs in a light-emitting display device in which a TFT using an amorphous semiconductor film is used for pixel switching. Such a phenomenon becomes more conspicuous as a large-screen television apparatus having a diagonal of 30 inches or more (typically 40 inches or more), and the deterioration of image quality is a serious problem.

    Further, in a liquid crystal display device to which the OCB mode or the like is applied, a switching element capable of high-speed operation is required in order to improve the image quality of the LCD. However, a TFT using an amorphous semiconductor film has a limit in high-speed operation. Therefore, it becomes difficult to realize a high-performance liquid crystal display device.

    The present invention has been made in view of such a situation, and provides a method for manufacturing a display device having a TFT that can operate at high speed without causing a threshold shift with a small number of photomasks. In addition, a method for manufacturing a display device with high switching characteristics and capable of display with high contrast is provided.

  In order to solve the above-described problems of the prior art, the following measures are taken in the present invention.

    In the present invention, a catalytic element is added to an amorphous semiconductor film and heated to form a crystalline semiconductor film. After removing the catalytic element from the crystalline semiconductor film, a planar gate type thin film transistor is manufactured. In addition, the present invention achieves simplification of processes and reduction of material loss by using a droplet discharge method for selectively forming components of a display device. Further, the display device of the present invention includes a light emitting display device in which a light emitting element and a TFT in which a layer containing an organic substance that expresses light emission, or a mixture of an organic substance and an inorganic substance, called EL is interposed between electrodes, is connected, There is a liquid crystal display device using a liquid crystal element including a liquid crystal material as a display element.

  An element that promotes or promotes crystallization (hereinafter mainly referred to as a metal element or a catalytic element) is added to an amorphous semiconductor film and heated to form a crystalline semiconductor film. An object of the present invention is to form a semiconductor film having a periodic group 15 element or a rare gas element on a crystalline semiconductor film and heating to remove a metal element from the crystalline semiconductor film, and then forming an inverted staggered thin film transistor. And Note that in the case where a semiconductor film having a periodic group 15 element is formed in the crystalline semiconductor film, an n-channel thin film transistor is formed using the semiconductor film having a periodic group 15 element as a source region and a drain region. Further, a p-channel thin film transistor is formed by adding a periodic group 13 element as an impurity element imparting p-type to a semiconductor film having a periodic group 15 element as an impurity element imparting n-type. Further, when a semiconductor film containing a rare gas element is formed, the semiconductor film containing the rare gas element is removed after heating, and a source region and a drain region are formed, so that an n-channel thin film transistor or a p-channel thin film transistor is formed. To do.

    According to one method for manufacturing a display device of the present invention, an amorphous semiconductor layer is formed over an insulating surface, a metal element is added to the amorphous semiconductor layer, and the amorphous semiconductor layer is crystallized. A crystalline semiconductor layer is formed, a semiconductor layer having one conductivity type is formed in contact with the crystalline semiconductor layer, the crystalline semiconductor layer and the semiconductor layer having one conductivity type are heated, and the semiconductor layer having one conductivity type is processed A source region and a drain region are formed; a composition containing a conductive material is discharged in contact with the source region and the drain region; a source electrode layer and a drain electrode layer are formed; a crystalline semiconductor layer; a source electrode layer; A gate insulating layer is formed over the drain electrode layer, and a gate electrode layer is formed over the gate insulating layer.

    According to one method for manufacturing a display device of the present invention, an amorphous semiconductor layer is formed over an insulating surface, a metal element is added to the amorphous semiconductor layer, and the amorphous semiconductor layer is crystallized. A crystalline semiconductor layer, a channel protective layer is formed over the crystalline semiconductor layer, a semiconductor layer having one conductivity type is formed over the crystalline semiconductor layer and the channel protective layer, and the crystalline semiconductor layer and the one conductive type are formed. A semiconductor layer having heat conductivity, processing a semiconductor layer having one conductivity type, forming a source region and a drain region, and in contact with the source region and the drain region, by selectively discharging a composition containing a conductive material. A source electrode layer and a drain electrode layer are formed, a gate insulating layer is formed over the crystalline semiconductor layer, the channel protective layer, the source electrode layer and the drain electrode layer, and a gate electrode layer is formed over the gate insulating layer.

    According to one method for manufacturing a display device of the present invention, a first semiconductor layer is formed over an insulating surface, a metal element is added to the first semiconductor layer and heated, and the first semiconductor layer is in contact with the first semiconductor layer. A second semiconductor layer containing the first impurity element is formed, the first semiconductor layer and the second semiconductor layer containing the first impurity element are heated, and the second semiconductor layer containing the first impurity element is removed Then, a second impurity element is added to the first semiconductor layer to form a source region and a drain region, a composition containing a conductive material is discharged in contact with the source region and the drain region, and the source electrode layer and the drain region are discharged. A drain electrode layer is formed, a gate insulating layer is formed over the crystalline semiconductor layer, the source electrode layer, and the drain electrode layer, and a gate electrode layer is formed over the gate insulating layer.

    According to one method for manufacturing a display device of the present invention, a first semiconductor layer is formed over an insulating surface, a metal element is added to the first semiconductor layer and heated, and the first semiconductor layer is in contact with the first semiconductor layer. A second semiconductor layer containing the first impurity element is formed, the first semiconductor layer and the second semiconductor layer containing the first impurity element are heated, and the second semiconductor layer containing the first impurity element is removed Then, a channel protective layer is formed over the channel formation region of the first semiconductor layer, a second impurity element is added to the first semiconductor layer to form a source region and a drain region, and the source region and the drain region are formed. In contact, a source electrode layer and a drain electrode layer are selectively formed by discharging a composition containing a conductive material, and a gate insulating layer is formed over the crystalline semiconductor layer, the channel protective layer, the source electrode layer, and the drain electrode layer. Form a gate electrode layer on the gate insulating layer Formation to.

    According to the present invention, a thin film transistor having a top gate planar structure having a crystalline semiconductor film can be formed. Since the TFT formed in the present invention is formed using a crystalline semiconductor film, it has higher mobility than a TFT formed using an amorphous semiconductor film. In addition to the impurity element imparting p-type (acceptor-type element) or the impurity element imparting n-type (donor-type element), the source region and the drain region also include a metal element that is an element that promotes crystallization. Including. For this reason, a source region and a drain region with low resistivity can be formed. As a result, a display device that requires high-speed operation can be manufactured.

    Further, as compared with a thin film transistor formed using an amorphous semiconductor film, threshold shift is less likely to occur, and variation in TFT characteristics can be reduced. Therefore, display unevenness can be reduced and a highly reliable display device can be manufactured.

    Further, since the metal element mixed in the semiconductor film in the film formation step is gettered by the gettering step, off current can be reduced. For this reason, it is possible to improve contrast by providing such a TFT in a switching element of a display device.

  Further, according to the present invention, material loss is small, and cost reduction can be achieved. Therefore, a high-performance and highly reliable display device can be manufactured with high yield.

(Embodiment 1)
Embodiments of the present invention will be described in detail with reference to the drawings. However, the present invention is not limited to the following description, and it is easily understood by those skilled in the art that modes and details can be variously changed without departing from the spirit and scope of the present invention. Therefore, the present invention should not be construed as being limited to the description of the embodiments below. Note that in structures of the present invention described below, the same portions or portions having similar functions are denoted by the same reference numerals in different drawings, and description thereof is not repeated.

  FIG. 33A is a top view illustrating a structure of a display panel according to the present invention, in which a pixel portion 2701 in which pixels 2702 are arranged in a matrix over a substrate 2700 having an insulating surface, a scanning line side input terminal 2703, a signal A line side input terminal 2704 is formed. The number of pixels may be provided in accordance with various standards. For full color display using XGA and RGB, 1024 × 768 × 3 (RGB), and for full color display using UXGA and RGB, 1600 × 1200. If it corresponds to x3 (RGB) and full spec high vision and is full color display using RGB, it may be set to 1920 x 1080 x 3 (RGB).

  The pixels 2702 are arranged in a matrix by a scan line extending from the scan line side input terminal 2703 and a signal line extending from the signal line side input terminal 2704 intersecting. Each of the pixels 2702 includes a switching element and a pixel electrode connected to the switching element. A typical example of the switching element is a TFT. By connecting the gate electrode side of the TFT to a scanning line and the source or drain side to a signal line, each pixel can be controlled independently by a signal input from the outside. Yes.

    FIG. 33A shows a structure of a display panel in which signals input to the scanning lines and the signal lines are controlled by an external driver circuit. As shown in FIG. 34A, a COG (Chip on The driver IC 2751 may be mounted on the substrate 2700 by the Glass method. As another mounting mode, a TAB (Tape Automated Bonding) method as shown in FIG. 34B may be used. The driver IC may be formed on a single crystal semiconductor substrate or may be a circuit in which a TFT is formed on a glass substrate. In FIG. 34, the driver IC 2751 is connected to the FPC 2750.

    In the case where a TFT provided for a pixel is formed using a polycrystalline (microcrystalline) semiconductor with high crystallinity, a scan line driver circuit 3702 is formed over a substrate 3700 and integrated as shown in FIG. You can also In FIG. 34B, reference numeral 3701 denotes a pixel portion, and the signal line side driver circuit is controlled by an external driver circuit as in FIG. In the case where a TFT provided for a pixel is formed using a polycrystalline (microcrystalline) semiconductor, a single crystal semiconductor, or the like with high mobility like the TFT formed in the present invention, FIG. 33C shows a scan line driver circuit 4702. Alternatively, the signal line driver circuit 4704 can be integrally formed over the glass substrate 4700.

    The present invention relates to an object necessary for manufacturing a display panel such as a conductive layer for forming a wiring layer or an electrode or a mask layer for forming a predetermined pattern (all forms such as a film and a layer depending on its purpose and function). The display device is manufactured by forming at least one or more of them in a method that can be selectively formed into a desired shape. The present invention includes all conductive layers such as a gate electrode layer, a source electrode layer, and a drain electrode layer, a semiconductor layer, a mask layer, an insulating layer, and the like that constitute a thin film transistor and a display device. Applicable to components. As a method that can be selectively formed into a desired shape, a conductive layer, an insulating layer, or the like is formed, and droplets of a composition prepared for a specific purpose are selectively ejected (ejected) to form a predetermined pattern. It is possible to use a droplet discharge (ejection) method (also called an ink jet method depending on the method). In addition, a method in which an object can be transferred or drawn in a desired pattern, for example, various printing methods (a method in which a desired pattern such as screen (stencil) printing, offset (lithographic) printing, letterpress printing or gravure (intaglio printing) is formed) Etc. can also be used.

    This embodiment mode uses a method in which a composition containing a material having fluidity is ejected (ejected) as droplets to form a desired pattern. A droplet containing a material to be formed is ejected onto a formation region of the formed product, and fixed by firing, drying, or the like to form an object with a desired pattern.

    One mode of a droplet discharge apparatus used for the droplet discharge method is shown in FIG. The individual heads 1405 and 1412 of the droplet discharge means 1403 are connected to the control means 1407, which can be drawn in a pre-programmed pattern under the control of the computer 1410. The drawing timing may be performed with reference to a marker 1411 formed on the substrate 1400, for example. Alternatively, the reference point may be determined based on the edge of the substrate 1400. This is detected by the imaging means 1404, converted into a digital signal by the image processing means 1409, is recognized by the computer 1410, a control signal is generated, and sent to the control means 1407. As the imaging unit 1404, a charge coupled device (CCD), an image sensor using a complementary metal oxide semiconductor, or the like can be used. Of course, the information on the pattern to be formed on the substrate 1400 is stored in the storage medium 1408. Based on this information, a control signal is sent to the control means 1407, and each head 1405 of the droplet discharge means 1403 is sent. The heads 1412 can be individually controlled. The material to be discharged is supplied from the material supply source 1413 and the material supply source 1414 to the head 1405 and the head 1412 through piping.

    The inside of the head 1405 has a structure having a space filled with a liquid material as indicated by a dotted line 1406 and a nozzle that is a discharge port. Although not shown, the head 1412 has the same internal structure as the head 1405. The inside of the head 1405 has a structure having a space filled with a liquid material as indicated by a dotted line 1406 and a nozzle that is a discharge port. Although not shown, the head 1412 has the same internal structure as the head 1405. When the nozzles of the head 1405 and the head 1412 are provided in different sizes, different materials can be drawn simultaneously with different widths. With one head, conductive material, organic material, inorganic material, etc. can be discharged and drawn respectively. When drawing in a wide area like an interlayer film, the same material is used from multiple nozzles to improve throughput. It is possible to discharge and draw at the same time. In the case of using a large substrate, the head 1405 and the head 1412 can freely scan on the substrate in the direction of the arrow to freely set a drawing area, and a plurality of the same pattern can be drawn on a single substrate. it can.

    In the present invention, in the processing step of the formed product, a step of exposing the photosensitive resist or the material containing the photosensitive substance to light and performing exposure is performed. The light used for exposure is not particularly limited, and any one of infrared light, visible light, and ultraviolet light, or a combination thereof can be used. For example, light emitted from an ultraviolet lamp, black light, halogen lamp, metal halide lamp, xenon arc lamp, carbon arc lamp, high pressure sodium lamp, or high pressure mercury lamp may be used. In that case, the lamp light source may be lit and irradiated for a necessary time, or may be irradiated multiple times.

    Laser light may be used, and when the laser light is used, the region to be formed can be exposed with a more precise pattern, so that an object formed there can also be highly fine. A laser beam drawing apparatus that draws a laser beam (also referred to as a laser beam) that can be used in the present invention in a processing region will be described with reference to FIG. In this embodiment, a laser beam direct drawing apparatus is used in order to select a processing region and directly irradiate and process it instead of selecting a region to be irradiated with laser light through a mask or the like. As shown in FIG. 28, a laser beam direct drawing apparatus 1001 includes a personal computer (hereinafter referred to as a PC) 1002 that executes various controls when irradiating a laser beam, a laser oscillator 1003 that outputs a laser beam, and a laser. A power source 1004 of the oscillator 1003, an optical system (ND filter) 1005 for attenuating the laser light, an acousto-optic modulator (AOM) 1006 for modulating the intensity of the laser light, and an enlargement or reduction of the cross section of the laser light An optical system 1007 composed of a lens for carrying out an optical path, a mirror for changing an optical path, etc., a substrate moving mechanism 1009 having an X stage and a Y stage, and D / D for digital-analog conversion of control data output from the PC 1002 Acousto-optic modulator 100 according to analog voltage output from A converter 1010 and D / A converter A driver 1011 for controlling, and a driver 1012 for outputting a driving signal for driving the substrate moving mechanism 1009.

As the laser oscillator 1003, a laser oscillator that can oscillate ultraviolet light, visible light, or infrared light can be used. As the laser oscillator, excimer laser oscillators such as KrF, ArF, KrF, XeCl, and Xe, gas laser oscillators such as He, He-Cd, Ar, He-Ne, and HF, YAG, GdVO 4 , YVO 4 , YLF, and YAlO Cr crystal such as 3, Nd, Er, Ho, Ce, Co, solid-state laser oscillator using a crystal doped with Ti or Tm, can be used GaN, GaAs, GaAlAs, a semiconductor laser oscillator of InGaAsP or the like. In the solid-state laser oscillator, it is preferable to apply the second to fifth harmonics of the fundamental wave.

    Next, a substance (surface) exposure process using a laser beam direct drawing apparatus will be described. When the substrate 1008 is mounted on the substrate moving mechanism 1009, the PC 1002 detects the position of the marker attached to the substrate by a camera (not shown). Next, the PC 1002 generates movement data for moving the substrate movement mechanism 1009 based on the detected marker position data and drawing pattern data input in advance. Thereafter, the PC 1002 controls the output light amount of the acousto-optic modulator 1006 via the driver 1011, so that the laser light output from the laser oscillator 1003 is attenuated by the optical system 1005 and then the acousto-optic modulator 1006. The light amount is controlled so as to be a predetermined light amount. On the other hand, the laser light output from the acousto-optic modulator 1006 is changed in the optical path and the shape of the laser light (beam spot) by the optical system 1007, condensed by the lens, and then applied to the object formed on the substrate. Irradiation with the laser beam modifies the object to be processed. At this time, according to the movement data generated by the PC 1002, the movement of the substrate moving mechanism 1009 is controlled in the X direction and the Y direction. As a result, the predetermined place is irradiated with laser light, and the exposure processing of the workpiece is performed.

    As a result, the workpiece is exposed and exposed in the region irradiated with the laser beam. Photosensitive materials are roughly divided into negative types and positive types. In the case of the negative type, a chemical reaction occurs in the exposed part, and only the part in which the chemical reaction is caused by the developer is left to form a pattern. In the case of the positive type, a chemical reaction occurs in the exposed portion, the portion in which the chemical reaction has occurred is dissolved by the developing solution, and only the unexposed portion is left to form a pattern. A part of the energy of the laser beam is converted into heat by the material to be processed, and a part of the object to be processed is reacted. Therefore, the width of the processed object region is slightly larger than the width of the laser beam to be processed. Sometimes. Further, the shorter the wavelength of the laser light, the shorter the diameter of the laser light can be condensed. Therefore, it is preferable to irradiate the laser light with a short wavelength in order to form a processing region with a fine width.

  The spot shape on the film surface of the laser beam is processed by an optical system so as to be a dot, circle, ellipse, rectangle, or line (strictly, a long and narrow rectangle).

  The apparatus shown in FIG. 28 shows an example in which exposure is performed by irradiating a laser beam from the front surface side of the substrate. However, the optical system and the substrate moving mechanism are appropriately changed to irradiate the laser beam from the back surface side of the substrate. Alternatively, a laser beam drawing apparatus that performs exposure may be used.

    Note that here, laser light is selectively irradiated by moving the substrate; however, the present invention is not limited to this, and laser light can be irradiated by scanning the laser light in the XY axis direction. In this case, it is preferable to use a polygon mirror, a galvano mirror, or an acousto-optic deflector (AOD) for the optical system 1007. Alternatively, the laser beam may be scanned in one direction of the X axis or the Y axis, the substrate may be moved in the other direction of the X axis or the Y axis, and the laser beam may be irradiated to a predetermined place on the substrate.

    In addition, light can also be used in combination with light from a lamp light source and laser light, and the only area where a relatively wide range of processing is performed is to perform irradiation processing with a lamp using a mask and perform high-definition processing. Irradiation treatment can also be performed with laser light. By performing the light irradiation treatment in this way, it is possible to improve the throughput and obtain a highly finely processed wiring board or the like.

    Embodiment Modes of the present invention will be described with reference to FIGS. More specifically, a method for manufacturing a display device to which the present invention is applied will be described. First, a method for manufacturing a display device including a thin film transistor having a top-gate planar structure to which the present invention is applied will be described. 2 to 5A are top views of the pixel portion of the display device, and FIG. 2B to FIG. 5B are cross-sectional views taken along line A-C in FIG. 2 to FIG. FIG. 5C is a cross-sectional view taken along line B-D in FIGS. 2 to 5A.

    As the substrate 100, a glass substrate made of barium borosilicate glass, alumino borosilicate glass, or the like, a quartz substrate, a silicon substrate, a metal substrate, a stainless steel substrate, or a plastic substrate having heat resistance that can withstand the processing temperature in this manufacturing process is used. Further, polishing may be performed by a CMP method or the like so that the surface of the substrate 100 is planarized. Note that an insulating layer may be formed over the substrate 100. The insulating layer is formed as a single layer or a stacked layer using an oxide material or a nitride material containing silicon by a known method such as a CVD method, a plasma CVD method, a sputtering method, or a spin coating method. As the substrate 100, a large area substrate such as 320 mm × 400 mm, 370 mm × 470 mm, 550 mm × 650 mm, 600 mm × 720 mm, 680 mm × 880 mm, 1000 mm × 1200 mm, 1100 mm × 1250 mm, 1150 mm × 1300 mm can be used.

    An insulating layer 140 is preferably formed as a base film over the substrate 100. This insulating layer 140 has an effect of blocking contaminants from the substrate 100. As a base film on the substrate 100, the insulating layer 140 is formed by a sputtering method, a PVD method (Physical Vapor Deposition), a low pressure CVD method (LPCVD method), a CVD method (Chemical Vapor Deposition) such as a plasma CVD method, a spin coating method, or the like. A single layer or a stack is formed using an oxide material or a nitride material containing silicon. In this embodiment, a silicon nitride oxide (SiNO) film is formed with a thickness of 10 to 300 nm (preferably 50 to 100 nm) and a silicon oxynitride (SiON) film is formed with a thickness of 50 to 300 nm (preferably 100 to 100 nm) by plasma CVD. 150 nm).

As the insulating layer, silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy) (x> y), silicon nitride oxide (SiNxOy) (x> y), or the like can be used. A laminated structure of two layers or three layers may be used. Note that in this specification, silicon oxynitride is a substance (SiOxNy) (x> y) in which the composition ratio of oxygen is higher than the composition ratio of nitrogen, and can also be referred to as silicon oxide containing nitrogen. Similarly, silicon nitride oxide is a substance (SiNxOy) (x> y) in which the composition ratio of nitrogen is higher than the composition ratio of oxygen, and can be said to be silicon nitride containing oxygen. In this embodiment, a silicon nitride oxide film having a thickness of 50 nm is formed on a substrate using SiH 4 , NH 3 , N 2 O, N 2, and H 2 as reactive gases, and oxidized using SiH 4 and N 2 O as reactive gases. A silicon nitride film is formed with a thickness of 100 nm. The thickness of the silicon nitride oxide film may be 140 nm, and the thickness of the stacked silicon oxynitride film may be 100 nm. As another stacking example, a stacked structure including a silicon nitride oxide film, a silicon oxynitride film, and a silicon nitride oxide film from the substrate side, or a stacked structure including a silicon nitride film, a silicon oxide film, and a silicon nitride film from the substrate side is used. be able to.

    A silicon nitride film or a silicon nitride oxide film with a thickness of 0.3 nm to 5 nm is preferably formed as the uppermost layer of the insulating layer 101 in contact with the semiconductor layer. In this embodiment mode, a metal element that promotes crystallization (nickel is used in this embodiment mode) is added to the semiconductor layer, and then gettering treatment is performed for removal. Although the interface state between the silicon oxide film and the silicon film is good, a metal element in the silicon film reacts with oxygen in the silicon oxide at the interface to react with a metal oxide (in this embodiment, nickel oxide (NiOx)). In some cases, the metal element is difficult to getter. Further, the silicon nitride film may adversely affect the interface state with the semiconductor layer due to the stress of the silicon nitride film and the influence of traps. Therefore, a silicon nitride film or a silicon nitride oxide film with a thickness of 0.3 to 5 nm is formed as the uppermost layer of the insulating layer in contact with the semiconductor layer. In this embodiment, after a silicon nitride oxide film and a silicon oxynitride film are stacked over the substrate 100, a silicon nitride oxide film with a thickness of 0.3 nm to 5 nm is formed over the silicon oxynitride film, and three layers are formed. A laminated structure is adopted. With such a structure, the gettering efficiency of the metal element in the semiconductor layer is increased, and the adverse effect of the silicon nitride film on the semiconductor layer can be reduced. The insulating layer to be stacked is preferably formed continuously while switching the reaction gas at the same temperature without breaking the vacuum in the same chamber. If formed continuously without breaking the vacuum, it is possible to prevent the interface between the stacked films from being contaminated.

    Next, a semiconductor film is formed. A detailed method for manufacturing the semiconductor layer will be described with reference to FIGS. Although FIG. 7 illustrates a method for manufacturing the semiconductor layer 102, the semiconductor layer 103 can be manufactured in a similar manner. The semiconductor film may be formed by a known means (a sputtering method, an LPCVD method, a plasma CVD method, or the like) with a thickness of 25 to 200 nm (preferably 30 to 150 nm). In this embodiment mode, it is preferable to use a crystallized semiconductor film obtained by crystallizing an amorphous semiconductor film.

    As a material for forming the semiconductor film, an amorphous semiconductor (hereinafter also referred to as “amorphous semiconductor: AS”) manufactured by a vapor deposition method or a sputtering method using a semiconductor material gas typified by silane or germane, the non-material is used. A polycrystalline semiconductor obtained by crystallizing a crystalline semiconductor using thermal energy, a semi-amorphous (also referred to as microcrystal or microcrystal, hereinafter, also referred to as “SAS”) semiconductor, or the like can be used.

SAS is a semiconductor having an intermediate structure between amorphous and crystalline structures (including single crystal and polycrystal) and having a third state that is stable in terms of free energy and has a short-range order and a lattice. It includes a crystalline region with strain. A crystal region of 0.5 to 20 nm can be observed in at least a part of the film, and when silicon is the main component, the Raman spectrum shifts to a lower wave number side than 520 cm −1. Yes. In X-ray diffraction, diffraction peaks of (111) and (220) that are derived from the silicon crystal lattice are observed. In order to terminate dangling bonds (dangling bonds), hydrogen or halogen is contained at least 1 atomic% or more. The SAS is formed by glow discharge decomposition (plasma CVD) of a silicide gas. As the silicide gas, SiH 4 , Si 2 H 6 , SiH 2 Cl 2 , SiHCl 3 , SiCl 4 , SiF 4, and the like can be used. Further, F 2 and GeF 4 may be mixed. This silicide gas may be diluted with H 2 , or H 2 and one or more kinds of rare gas elements selected from He, Ar, Kr, and Ne. The dilution rate is in the range of 2 to 1000 times, the pressure is in the range of approximately 0.1 Pa to 133 Pa, and the power supply frequency is 1 MHz to 120 MHz, preferably 13 MHz to 60 MHz. The substrate heating temperature is preferably 300 ° C. or lower, and can be formed even at a substrate heating temperature of 100 to 200 ° C. Here, as an impurity element mainly taken in at the time of film formation, it is desirable that impurities derived from atmospheric components such as oxygen, nitrogen, and carbon be 1 × 10 20 cm −3 or less, and in particular, the oxygen concentration is 5 × 10 5. It is preferable to be 19 cm −3 or less, preferably 1 × 10 19 cm −3 or less. Further, by adding a rare gas element such as helium, argon, krypton, or neon to further promote lattice distortion, stability is improved and a favorable SAS can be obtained. In addition, a SAS layer formed of a hydrogen-based gas may be stacked on a SAS layer formed of a fluorine-based gas as a semiconductor film.

Note that in order to obtain a semiconductor film having a good crystal structure by subsequent crystallization, the concentration of impurities such as oxygen and nitrogen contained in the amorphous semiconductor film 135 shown in FIG. 7 is set to 5 × 10 18 / cm 3. 3 (Hereinafter, all concentrations are shown as atomic concentrations measured by secondary ion mass spectrometry (SIMS)). These impurities are likely to react with the catalytic element, hinder subsequent crystallization, and increase the density of capture centers and recombination centers even after crystallization.

    In this embodiment mode, a thermal crystallization method using an element that promotes crystallization is used for an amorphous semiconductor film or a SAS film. As a heating method, there are RTA methods such as a GRTA (Gas Rapid Thermal Anneal) method and an LRTA (Lamp Rapid Thermal Anneal) method.

    The method of introducing the metal element into the amorphous semiconductor film is not particularly limited as long as the metal element can be present on the surface of the amorphous semiconductor film or inside the amorphous semiconductor film. For example, sputtering, CVD, Plasma treatment methods (including plasma CVD methods), adsorption methods, metal salt solution coating methods, ion implantation methods, and ion doping methods can be used. Among these, the method using a solution is simple and useful in that the concentration of the metal element can be easily adjusted. At this time, in order to improve the wettability of the surface of the amorphous semiconductor film and to spread the aqueous solution over the entire surface of the amorphous semiconductor film, irradiation with UV light in an oxygen atmosphere, thermal oxidation method, hydroxy radical It is desirable to form an oxide film by treatment with ozone water or hydrogen peroxide.

In this embodiment, the amorphous semiconductor film 135 is formed over the insulating layer 101, and the amorphous semiconductor film 135 is crystallized, whereby the crystalline semiconductor film 134 is formed. As the amorphous semiconductor film 135, amorphous silicon formed using a reaction gas of SiH 4 and H 2 is used. As the amorphous semiconductor film 135, amorphous silicon formed using a reaction gas of SiH 4 and H 2 is used. In this embodiment mode, the amorphous semiconductor film 436 is formed to have an oxygen concentration of 5 × 10 19 atom / cm 3 or less, preferably 2 × 10 19 atom / cm 3 or less. When the concentration of an impurity element such as oxygen is lowered as described above, gettering defects such as gettering residues are less likely to occur when nickel added as a metal element is gettered later. The thickness of the amorphous semiconductor film 135 is preferably 50 nm to 300 nm. In this embodiment mode, the amorphous semiconductor film 135 is formed with a thickness of 50 nm.

    After removing the oxide film formed on the amorphous semiconductor film, the oxide film is made 1 by irradiation with UV light in an oxygen atmosphere, a thermal oxidation method, treatment with ozone water containing hydrogen radicals or hydrogen peroxide, and the like. Form ~ 5 nm. In this embodiment mode, Ni is used as an element for promoting crystallization. An aqueous solution containing 10 ppm to 100 ppm (preferably 10 ppm to 50 ppm) of Ni element by weight is applied by a spin coating method to form a metal film 136 (see FIG. 7A). As elements for promoting crystallization, metal elements for promoting crystallization of silicon include iron (Fe), nickel (Ni), cobalt (Co), ruthenium (Ru), rhodium (Rh), palladium (Pd). The metal film 136 can be formed using one kind or plural kinds selected from osmium (Os), iridium (Ir), platinum (Pt), copper (Cu), and gold (Au). The metal film 136 has an extremely thin film thickness depending on the formation conditions, and the form may not be maintained as a film. It may be formed in contact with the amorphous semiconductor film 135 so that the effect of promoting crystallization can be obtained.

  Next, the amorphous semiconductor film is heated to form a crystalline semiconductor film 134. In this case, in crystallization, silicide is formed in a portion of the semiconductor film in contact with a metal element that promotes crystallization of the semiconductor, and crystallization proceeds using the silicide as a nucleus. Here, after the heat treatment for dehydrogenation, heat treatment for crystallization (550 ° C. to 650 ° C. for 5 minutes to 24 hours) is performed. Further, crystallization may be performed by RTA or GRTA. Here, by performing crystallization without laser light irradiation for heating, variation in crystallinity can be reduced, and variation in TFTs to be formed later can be suppressed.

    In this embodiment mode, the heat treatment is performed at 550 ° C. for 4 hours, but the heat treatment may be performed at 650 ° C. for 6 minutes by the RTA method.

The crystalline semiconductor film 134 thus obtained may be doped with a trace amount of an impurity element (boron or phosphorus) in order to control the threshold voltage of the thin film transistor. The doping of the impurity element may be performed on the amorphous semiconductor film before the crystallization process, or may be performed after the metal element in the crystalline semiconductor film 134 is reduced and removed by the gettering process. In this embodiment mode, boron is added by an ion doping method in which diborane (B 2 H 6 ) is plasma-excited without mass separation. Note that an ion implantation method in which mass separation is performed may be used. When the impurity element is doped in the state of the amorphous semiconductor film, the impurity can be activated by heat treatment for subsequent crystallization. In addition, defects and the like generated during doping can be improved.

    The crystalline semiconductor film 134 is processed into a desired shape in a later step to be a plurality of semiconductor layers. An insulating layer serving as a channel protective layer for protecting the channel formation region of each semiconductor layer is formed over the crystalline semiconductor film 134. Channel protective layers include inorganic materials (silicon oxide, silicon nitride, silicon oxynitride, silicon nitride oxide, etc.), photosensitive or non-photosensitive organic materials (organic resin materials) (polyimide, acrylic, polyamide, polyimide amide, benzo Cyclobutene, etc.), a resist, a low-k material having a low dielectric constant, or a film made of a plurality of types, or a stack of these films can be used. A siloxane resin may also be used. Note that a siloxane resin corresponds to a resin including a Si—O—Si bond. Siloxane has a skeleton structure formed of a bond of silicon (Si) and oxygen (O). As a substituent, an organic group containing at least hydrogen (for example, an alkyl group or an aromatic hydrocarbon) is used. A fluoro group may be used as a substituent. Alternatively, an organic group containing at least hydrogen and a fluoro group may be used as a substituent. As a manufacturing method, a vapor deposition method such as a plasma CVD method or a thermal CVD method, or a sputtering method can be used. For the channel protective layer, polyimide, polyvinyl alcohol, or the like may be dropped using a droplet discharge method. As a result, the exposure process can be omitted. Further, a printing method (a method in which a formed product is selectively formed in a pattern such as screen printing or offset printing) can also be used. An SOG film obtained by a coating method can also be used. In this embodiment, after removing the oxide film over the crystalline semiconductor film 134, a silicon oxide film is formed to a thickness of 50 nm and processed into a desired shape, so that the channel protective layer 104 is selectively formed over the channel formation region. (See FIG. 7B). When a mask for processing the channel protective layer 104 into a desired shape is processed using an exposure process using laser light, fine and accurate processing can be performed. Therefore, the channel protective layer can be formed in a desired shape with good controllability.

    When crystallization using a metal element is performed, a gettering step is performed in order to reduce or remove the metal element. A semiconductor film is formed in contact with the crystalline semiconductor film 134 as a layer which sucks and takes in the metal element in the crystalline semiconductor film 134. In this embodiment, an amorphous semiconductor film containing an impurity element is formed as a gettering sink that captures a metal element. First, the oxide film formed over the crystalline semiconductor film 134 is removed by a cleaning process. Next, a semiconductor film 137a and a semiconductor film 137b are formed by a plasma CVD method. The thickness of the semiconductor film 137a is 30 to 100 nm (typically 40 to 60 nm), and the thickness of the semiconductor film 137b is 20 to 200 nm (typically 50 to 150 nm). The semiconductor film 137a and the semiconductor film 137b include an impurity element. As the impurity element, an impurity element imparting n-type conductivity, an impurity element imparting p-type conductivity, a rare gas element, or the like can be used, for example, phosphorus (P ), Nitrogen (N), arsenic (As), antimony (Sb), bismuth (Bi), boron (B), helium (He), neon (Ne), argon (Ar), Kr (krypton), Xe (xenon) 1 type or a plurality of types selected from. The n-type semiconductor layer containing an impurity element imparting n-type conductivity can be formed so as to contain a rare gas element such as argon. In this embodiment mode, the semiconductor film 137a and the semiconductor film 137b contain an impurity element imparting n-type conductivity (phosphorus is used in this embodiment mode). It is formed to be lower than the film 137b. The impurity element may be formed by a CVD method or the like so as to include the impurity element, or may be added by an ion doping method or the like after the semiconductor film is formed.

    The semiconductor film 137a is formed as an n-type low-concentration impurity region (also referred to as an n− region), and the semiconductor film 137b is formed as an n-type high-concentration impurity region (also referred to as an n + region). Therefore, an impurity element imparting n-type is distributed at a constant concentration in the depth direction in each of the semiconductor film 137a and the semiconductor film 137b, and the semiconductor film 137a has a lower concentration than the semiconductor film 137b. An impurity element imparting n-type is distributed. The semiconductor film 137b that is an n + region functions later as a source region and a drain region, and the semiconductor film 137a that is an n− region functions as an LDD (Lightly Doped Drain) region. Note that an interface exists because the n + region and the n− region are separately formed. The film thickness control of the n + region and the n− region can be achieved by controlling the film thickness of each concentration of semiconductor film.

On the other hand, a semiconductor film may be formed, and an impurity element imparting n-type conductivity may be added to the semiconductor film by an ion doping method or an ion implantation method. In this case, the impurity concentration distribution in the semiconductor film having one conductivity type may be controlled according to the doping conditions. As in the semiconductor film 137a and the semiconductor film 137b in this embodiment, the concentration of an impurity element imparting n-type in a shallow region in the film thickness direction near the surface of the semiconductor film is n × 10 19 / cm 3 or more. A high concentration impurity region (also referred to as an n + region) is used, and an impurity element concentration for imparting n-type to a deep region in the film thickness direction far from the surface of the semiconductor film is 1 × 10 16 to 1 × 10 19 / cm 3 (preferably 5 × 10 16 to 5 × 10 18 / cm 3 ) so as to be an n-type low-concentration impurity region (also referred to as an n− region). The n + region later functions as a source region and a drain region, and the n− region functions as an LDD region. Note that the interface between the n + region and the n− region does not exist, and changes depending on the concentration of the impurity element imparting a relative n-type. In the case of a semiconductor film containing an impurity element imparting n-type formed by an ion doping method or an ion implantation method as described above, the concentration profile is controlled depending on the addition conditions, and the thicknesses of the n + region and the n− region are appropriately set It is possible to control. By having the n + region and the n− region, the effect of relaxing the electric field is increased, and a thin film transistor with improved hot carrier resistance can be formed.

In this embodiment, as the semiconductor film 137a and the semiconductor film 137b, a silicon film containing phosphorus which is an impurity element imparting n-type (donor type element) is formed by a plasma CVD method. Further, since the concentration of the impurity element imparting n-type included in the semiconductor film 137a and the semiconductor film 137b is different, the semiconductor film 137a becomes an n-type low-concentration impurity region, and the semiconductor film 137b has an n-type high concentration. It is an impurity region. The impurity concentration of the n-type low concentration impurity region is 1 × 10 16 to 1 × 10 19 / cm 3 , preferably 5 × 10 16 to 5 × 10 18 / cm 3 , and the impurity concentration of the n-type high concentration impurity region Is preferably 10 to 100 times, and can be 1 × 10 19 to 3 × 10 21 / cm 3 . The thickness of the semiconductor film 137a which is an n-type low concentration impurity region is 20 to 200 nm, typically 50 to 150 nm. In this embodiment, the semiconductor film 137a is formed with a thickness of 50 nm. The thickness of the semiconductor film 137b which is an n-type high concentration impurity region is 30 to 100 nm, typically 40 to 60 nm. In this embodiment, the semiconductor film 137b is formed with a thickness of 50 nm.

Thereafter, heat treatment is performed to reduce or remove the metal element. As shown in FIG. 7C, the metal element in the crystalline semiconductor film 134 moves by heat treatment in the direction of the arrow, and is captured in the semiconductor film 137a and the semiconductor film 137b. In the crystalline semiconductor film 134, a metal element in the film is removed to be a crystalline semiconductor film 139, and the semiconductor film 137a and the semiconductor film 137b are a semiconductor film 138a and a semiconductor film 138b containing a metal element that promotes crystallization. In this embodiment, the semiconductor film 138a and the semiconductor film 138b include an impurity element imparting n-type conductivity and a metal element that promotes crystallization. By this step, the concentration at which the element that promotes crystallization in the crystalline semiconductor film (in this embodiment, nickel element) does not affect the device characteristics, that is, the nickel concentration in the film is 1 × 10 18 / cm 3 or less. Desirably, it can be set to 1 × 10 17 / cm 3 or less. In addition, the semiconductor film 138a and the semiconductor film 138b to which the metal element after gettering has moved may be crystallized by heat treatment. Note that in this embodiment, an impurity element imparting n-type conductivity (a donor element) in the semiconductor film 138a and the semiconductor film 138b is activated together with the gettering step. The heat treatment may be performed in a nitrogen atmosphere. In this embodiment mode, the heat treatment is performed at 550 ° C. for 4 hours, but the heat treatment may be performed at 650 ° C. for 6 minutes by the RTA method.

    Next, the crystalline semiconductor film 139, the semiconductor film 138a, and the semiconductor film 138b are processed into desired shapes using a mask. In this embodiment, a photomask is manufactured, and a semiconductor layer 102, an n-type semiconductor layer 106, and an n-type semiconductor layer 108 are formed by a processing process using a photolithography method (FIG. 7D (D Similarly, the semiconductor layer 103, the channel protective layer 105, the n-type semiconductor layer 107, and the n-type semiconductor layer 109 are also formed (see FIG. 2). It is sufficient to form a mask with a fine pattern by selective coating by the whole surface coating or a droplet discharge method, and by exposure by laser light irradiation. Can be processed.

    It can also be formed by selectively discharging the composition using a resin material such as an epoxy resin, an acrylic resin, a phenol resin, a novolac resin, a melamine resin, or a urethane resin without exposing the mask. Also, using organic materials such as benzocyclobutene, parylene, flare, permeable polyimide, compound materials made by polymerization of siloxane polymers, composition materials containing water-soluble homopolymers and water-soluble copolymers, etc. It can be formed by a droplet discharge method. Whichever material is used, the surface tension and viscosity are appropriately adjusted by adjusting the concentration of the solvent or adding a surfactant or the like.

Either plasma etching (dry etching) or wet etching may be employed as the etching process for processing into a desired shape, but plasma etching is suitable for processing a large area substrate. As an etching gas, a gas containing fluorine such as CF 4 , NF 3 , SF 6 , or CHF 3 , a gas containing chlorine typified by Cl 2 , BCl 3 , SiCl 4, or CCl 4 , or an O 2 gas is used. An inert gas such as He or Ar may be added as appropriate. Further, if an atmospheric pressure discharge etching process is applied, a local electric discharge process is also possible, and it is not necessary to form a mask layer on the entire surface of the substrate.

    A composition containing a conductive material is discharged to form a source or drain electrode layer 114, a source or drain electrode layer 115, a source or drain electrode layer 116, and a source or drain electrode layer 117. A semiconductor layer 106 having an n-type with the source or drain electrode layer 114, the source or drain electrode layer 115, the source or drain electrode layer 116, and the source or drain electrode layer 117 as a mask, n The semiconductor layer 108 having an n-type, the semiconductor layer 107 having an n-type, and the semiconductor layer 109 having an n-type are subjected to pattern processing, whereby a semiconductor layer 110a having an n-type, a semiconductor layer 110b having an n-type, and a semiconductor layer having an n-type 111a, n-type semiconductor layer 111b, n-type semiconductor layer 112a, n-type semiconductor layer 1 2b, the semiconductor layer 113a having a n-type, a semiconductor layer 113b having a n-type (refer to FIG. 3.). The source or drain electrode layer 114 also functions as a wiring layer, and the source or drain electrode layer 116 also functions as a power supply line.

    The source electrode layer or the drain electrode layer is preferably formed by a known method such as a printing method, an electroplating method, a PVD method (Physical Vapor Deposition), a CVD method (Chemical Vapor Deposition), or a vapor deposition method. As a forming method, a desired pattern can be formed by a droplet discharge method. Materials include tungsten (W), molybdenum (Mo), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), tantalum (Ta), chromium (Cr), cobalt (Co), A metal such as nickel (Ni), platinum (Pt), aluminum (Al), silver (Ag), gold (Au), copper (Cu), an alloy thereof, or a metal nitride thereof can be used as appropriate. Further, a plurality of these layers may be stacked. Typically, a tantalum nitride film may be stacked on the substrate surface, and a tungsten film may be stacked thereon. Alternatively, a material in which an impurity element imparting one conductivity type is added to silicon may be used. For example, an n-type silicon film in which an amorphous silicon film contains an impurity element imparting n-type such as phosphorus (P) can be used.

It can also be formed using a transparent conductive material. Indium tin oxide (ITO), indium tin oxide containing silicon oxide (ITSO), zinc oxide (ZnO), tin oxide (SnO 2 ), or the like may be used. Preferably, it is formed of indium tin oxide (ITO), indium tin oxide containing silicon oxide (ITSO), zinc oxide (ZnO), or the like by a sputtering method. More preferably, indium tin oxide containing silicon oxide is used by a sputtering method using a target containing 2 to 10% by weight of silicon oxide in ITO. In addition, a conductive material such as an indium oxide-zinc oxide alloy in which 2 to 20 atomic% of zinc oxide (ZnO) is mixed with silicon oxide may be used.

    In this embodiment, a composition containing silver as a conductive material is discharged and fired at 550 ° C., and the source or drain electrode layer 114, the source or drain electrode layer 115, the source or drain electrode layer A layer 116 and a source or drain electrode layer 117 are formed. In the top gate planar structure formed in this embodiment, after a semiconductor layer that is a crystalline semiconductor is formed by heat treatment, a conductive layer such as a source electrode layer, a drain electrode layer, or a gate electrode layer is formed. Therefore, a material having high heat resistance can be used for the formed conductive layer. Therefore, the range of selection of materials is widened, and the formed conductive layer such as an electrode layer is not deteriorated in shape, function, or characteristics by heat treatment, so that reliability is improved.

    The droplet discharge means is a general term for a device having means for discharging droplets such as a nozzle having a composition discharge port and a head having one or a plurality of nozzles. The diameter of the nozzle provided in the droplet discharge means is set to 0.02 to 100 μm (preferably 30 μm or less), and the discharge amount of the composition discharged from the nozzle is 0.001 pl to 100 pl (preferably 0). .1pl or more and 40pl or less, more preferably 10pl or less). The discharge amount increases in proportion to the size of the nozzle diameter. In addition, the distance between the object to be processed and the nozzle outlet is preferably as close as possible in order to drop it at a desired location, preferably about 0.1 to 3 mm (preferably about 1 mm or less). Set.

  A composition in which a conductive material is dissolved or dispersed in a solvent is used as the composition discharged from the discharge port. Conductive materials include metals such as Ag, Au, Cu, Ni, Pt, Pd, Ir, Rh, W, and Al, metal sulfides of Cd and Zn, Fe, Ti, Si, Ge, Si, Zr, and Ba It corresponds to oxides such as silver halide fine particles or dispersible nanoparticles. Further, it corresponds to indium tin oxide (ITO) used as a transparent conductive film, ITSO composed of indium tin oxide and silicon oxide, organic indium, organic tin, zinc oxide, titanium nitride, and the like. A mixture of a plurality of the above metal elements may be used as the conductive material. However, it is preferable to use a composition in which any of gold, silver and copper is dissolved or dispersed in a solvent in consideration of the specific resistance value, more preferably the composition discharged from the discharge port. It is preferable to use low resistance silver or copper. However, when silver or copper is used, a barrier film may be provided as a countermeasure against impurities. As the barrier film, a silicon nitride film or nickel boron (NiB) can be used.

  Alternatively, particles in which a conductive material is coated with another conductive material to form a plurality of layers may be used. For example, particles having a three-layer structure in which nickel boron (NiB) is coated around copper and silver is coated around it may be used. As the solvent, esters such as butyl acetate and ethyl acetate, alcohols such as isopropyl alcohol and ethyl alcohol, organic solvents such as methyl ethyl ketone and acetone, water, and the like are used. The composition preferably has a viscosity of 20 mPa · s (cps) or less, in order to prevent drying from occurring or to smoothly discharge the composition from the discharge port. The surface tension of the composition is preferably 40 mN / m or less. However, the viscosity and the like of the composition may be appropriately adjusted according to the solvent to be used and the application. As an example, the viscosity of a composition in which ITO, organic indium, or organic tin is dissolved or dispersed in a solvent is 5 to 20 mPa · s, the viscosity of a composition in which silver is dissolved or dispersed in a solvent is 5 to 20 mPa · s, The viscosity of the composition in which gold is dissolved or dispersed in a solvent is preferably set to 5 to 20 mPa · s.

  A plurality of conductive materials may be stacked. Alternatively, first, silver may be used as a conductive material, and a conductive layer may be formed by a droplet discharge method, followed by plating with copper or the like. Plating may be performed by electroplating or chemical (electroless) plating. For plating, the substrate surface may be immersed in a container filled with a solution having a plating material, but the substrate is placed at an angle (or vertically) so that the solution having the material to be plated flows on the substrate surface. It may be applied. When plating is performed so that the solution is applied while standing the substrate, there is an advantage that the process apparatus is reduced in size.

  Although depending on the diameter of each nozzle and the desired pattern shape, the diameter of the conductor particles is preferably as small as possible for preventing nozzle clogging and producing a high-definition pattern. 1 μm or less is preferable. The composition is formed by a known method such as an electrolytic method, an atomizing method, or a wet reduction method, and its particle size is generally about 0.01 to 10 μm. However, when formed in a gas evaporation method, the nanomolecules protected with the dispersant are as fine as about 7 nm. When the surface of each particle is covered with a coating agent, the nanoparticles are aggregated in the solvent. And stably disperse at room temperature and shows almost the same behavior as liquid. Therefore, it is preferable to use a coating agent.

  When the step of discharging the composition is performed under reduced pressure, the solvent of the composition is volatilized between the time of discharging the composition and landing on the object to be processed, and the subsequent drying and baking steps are omitted. be able to. Further, it is preferable to perform under reduced pressure because an oxide film or the like is not formed on the surface of the conductor. In addition, after discharging the composition, one or both steps of drying and baking are performed. The drying and firing steps are both heat treatment steps. For example, drying is performed at 100 degrees for about 3 minutes for several minutes, and firing is performed at 200 to 350 degrees for 15 minutes to 60 minutes. Purpose, temperature and time are different. The drying process and the firing process are performed under normal pressure or reduced pressure by laser light irradiation, rapid thermal annealing, a heating furnace, or the like. In addition, the timing which performs this heat processing is not specifically limited. In order to satisfactorily perform the drying and firing steps, the substrate may be heated, and the temperature at that time depends on the material of the substrate or the like, but is generally 100 to 800 degrees (preferably 200). ~ 350 degrees). By this step, the solvent in the composition is volatilized or the dispersant is chemically removed, and the surrounding resin is cured and contracted to bring the nanoparticles into contact with each other, thereby accelerating fusion and fusion.

For the laser light irradiation, a continuous wave or pulsed gas laser or solid-state laser may be used. Examples of the former gas laser include an excimer laser and a YAG laser, and examples of the latter solid-state laser include a laser using a crystal such as YAG, YVO 4 or GdVO 4 doped with Cr, Nd, or the like. . Note that it is preferable to use a continuous wave laser because of the absorption rate of the laser light. In addition, a so-called hybrid laser irradiation method combining pulse oscillation and continuous oscillation may be used. However, depending on the heat resistance of the substrate 100, the heat treatment by laser light irradiation may be performed instantaneously within a few microseconds to several tens of seconds so that the substrate 100 is not destroyed. Instantaneous thermal annealing (RTA) uses an infrared lamp or a halogen lamp that irradiates ultraviolet light or infrared light in an inert gas atmosphere, and rapidly raises the temperature for several minutes to several microseconds. This is done by applying heat instantaneously. Since this treatment is performed instantaneously, only the outermost thin film can be heated substantially without affecting the lower layer film. That is, it does not affect a substrate having low heat resistance such as a plastic substrate. Since laser irradiation is not performed on the semiconductor layer of the present invention, control is performed so that laser light is selectively applied to the electrode layer.

  A method for forming the source electrode layer or the drain electrode layer will be described with reference to FIGS. The source or drain electrode layer 114, the source or drain electrode layer 115, the source electrode layer is the drain electrode layer 116, and the source or drain electrode layer 117 is formed with a fine pattern and formed with high controllability. Failure to do so will cause defects such as short circuits due to formation defects. Therefore, a fine processing step on the semiconductor layer is performed by a fine processing using a laser beam. As shown in FIG. 6A, an insulating layer 201, a semiconductor layer 202a, a semiconductor layer 202b, a channel protective layer 203a, a channel protective layer 203b, an n-type semiconductor layer 204a, and an n-type semiconductor layer are formed over a substrate 200. 204b, an n-type semiconductor layer 205a, and an n-type semiconductor layer 205b are formed, and a conductive film 206 is formed so as to cover them. Although the conductive film 206 can be formed by an evaporation method, a CVD method, a sputtering method, or the like, in this embodiment mode, the conductive film 206 is selectively formed by the droplet discharge device 207a and the droplet discharge device 207b (see FIG. 6 (A).) Thereafter, a mask 208 made of resist is formed.

  A mask 208 made of resist is irradiated with laser light 209a and laser light 209b and exposed to expose the regions 210a and 210b (see FIG. 6B). In this embodiment mode, a positive photosensitive resist is used; therefore, the exposed and exposed regions 210a, 210b, and 210c are removed by an etchant to form an opening 211a and an opening 211b (FIG. 6 ( See C). The conductive film 206 is processed by etching using a mask having the opening 211a and the opening 211b, whereby the source or drain electrode layer 212a, the source or drain electrode layer 212b, and the source or drain electrode layer 212c. Is formed. The source or drain electrode layer 212a, the source or drain electrode layer 212b, the source or drain electrode layer 212c as a mask, the n-type semiconductor layer 204a, the n-type semiconductor layer 204b, and the n-type semiconductor layer The semiconductor layer 205a and the n-type semiconductor layer 205b are etched to form an n-type semiconductor layer 213a, an n-type semiconductor layer 213b, an n-type semiconductor layer 213c, an n-type semiconductor layer 213d, and an n-type semiconductor layer 205b. The semiconductor layer 214a having the n-type, the semiconductor layer 214b having the n-type, the semiconductor layer 214c having the n-type, and the semiconductor layer 214d having the n-type can be formed (see FIG. 6D). By forming a mask by fine processing with laser light and processing the conductive film in this way, the conductive film can be processed precisely with good controllability, and a source electrode layer and a drain electrode layer having a desired shape can be formed. Can do. Accordingly, since the formation failure does not occur, the reliability of the thin film transistor is also improved. In addition, end portions of the source or drain electrode layer 212a and the source or drain electrode layer 212b which are not processed by etching can have a rounded shape having a curvature radius. When the droplet discharge method is used, material loss is reduced and the process is simplified, so that there is an advantage that the cost is low and the productivity is increased.

  In addition, the n-type semiconductor layer is etched using the channel protective layer as an etching stopper. However, depending on the etching conditions, a part of the channel protective layer may be etched as shown in FIG. Since the channel protective layer is an insulating layer for protecting the channel formation region in the semiconductor layer from being etched, the channel protection layer is completely removed and etched under an etching condition that does not expose the channel formation region. .

    After the source or drain electrode layer 114, the source or drain electrode layer 115, the source or drain electrode layer 116, and the source or drain electrode layer 117 are formed, a planarization step by pressing or the like may be performed. . A heating step may be performed when pressing. Alternatively, the surface may be softened or melted with a solvent or the like, and the surface irregularities may be removed with an air knife. Further, polishing may be performed using a CMP method. In addition to flattening the electrode layer, the source electrode layer or the drain electrode layer is discharged by a droplet discharge method and temporarily fired, and then a pressing step is interposed between the main firings. The released oxygen is released and the oxygen concentration is lowered, so that the electrical resistance is also lowered.

    In addition, when a conductive material containing a photosensitive substance having photosensitivity is used for an electrode layer such as a source electrode layer, a drain electrode layer, or a gate electrode layer, or a wiring layer, the conductive layer can be formed without forming a resist mask. The film can be processed into a desired pattern by directly irradiating the film with laser light and performing exposure and removal by an etchant. In this case, there is an advantage that the process is simplified because it is not necessary to form a mask. The conductive material containing a photosensitive substance is a photosensitive material composed of a metal or alloy such as Ag, Au, Cu, Ni, Al, Pt, and an organic polymer resin, a photopolymerization initiator, a photopolymerization monomer, or a solvent. What contains a functional resin may be used. As the organic polymer resin, a novolak resin, an acrylic copolymer, a methacrylic copolymer, a cellulose derivative, a cyclized rubber resin, or the like is used.

Next, the source or drain electrode layer 114, the source or drain electrode layer 115, the source or drain electrode layer 116, the source or drain electrode layer 117, the channel protective layer 104, and the channel protective layer 105 are formed. A gate insulating layer 125 is formed. As the gate insulating layer 125, silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy) (x> y), silicon nitride oxide (SiNxOy) (x> y), or the like can be used as appropriate. Single layer formed of any of silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy) (x> y), silicon nitride oxide (SiNxOy) (x> y), or a combination layered May be formed. Note that in this embodiment, the gate insulating layer 125 contains hydrogen. In addition, when silver or copper is used for a conductive layer formed by a droplet discharge method, if a silicon nitride film or a NiB film is formed thereon as a barrier film, diffusion of impurities can be prevented and the surface can be planarized. is there. Note that in order to form a dense insulating film with low gate leakage current at a low deposition temperature, a rare gas element such as argon is preferably contained in a reaction gas and mixed into the formed insulating film. In this embodiment mode, a silicon oxide film is formed with a thickness of 120 nm using SiH 4 and N 2 O as reaction gases. The thickness of the gate insulating layer 125 is preferably 80 nm to 200 nm.

    An opening 126 reaching the source or drain electrode layer 115 is formed in the gate insulating layer 125. The etching process may be dry etching or wet etching. In the opening 126, the source or drain electrode layer 115 and the gate electrode layer 119 formed later are electrically connected.

    A composition containing a conductive material is discharged from the droplet discharge device 124a and the droplet discharge device 124b, so that the gate electrode layer 118 and the gate electrode layer 119 are formed over the gate insulating layer 125 (see FIG. 4). The step of forming the gate electrode layer 118 and the gate electrode layer 119 over the gate insulating layer 125 can be performed in a manner similar to that of forming the source electrode layer or the drain electrode layer described above. The gate electrode layer 118 also functions as a gate wiring layer. In this embodiment, a composition containing silver as a conductive material is discharged and fired at 300 ° C., so that the gate electrode layer 118 and the gate electrode layer 119 are formed. By forming the gate electrode layer 119 in the opening 126, the source or drain electrode layer 114 and the gate electrode layer 119 are electrically connected in the opening 126.

  As the conductive material for forming the gate electrode layer, a composition containing metal particles such as Ag (silver), Au (gold), Cu (copper), W (tungsten), Al (aluminum) as a main component is used. be able to. Further, light-transmitting indium tin oxide (ITO), ITSO made of indium tin oxide and silicon oxide, organic indium, organic tin, zinc oxide, titanium nitride, or the like may be combined.

    Even after the gate electrode layer 118 and the gate electrode layer 119 are formed, a planarization step by pressing or the like may be performed as in the case of the source electrode layer or the drain electrode layer. In addition to flattening the electrode layer, oxygen contained in the electrode layer is released by discharging the gate electrode layer by a droplet discharge method, pre-baking, and then sandwiching a pressing step between the main baking. In addition, since the oxygen concentration is lowered, there is an effect that the electric resistance is lowered.

    An insulating film 128 serving as a passivation film is preferably formed so as to cover the source or drain electrode layer, the semiconductor layer, the gate insulating layer, and the gate electrode layer. The insulating film 128 is formed using a thin film formation method such as a plasma CVD method or a sputtering method, and contains silicon nitride, silicon oxide, silicon nitride oxide, silicon oxynitride, aluminum oxynitride, or aluminum oxide, diamond-like carbon (DLC), and nitrogen. It can be formed using carbon (CN) or other insulating materials. Note that the passivation film may be a single layer or a laminated structure. In this embodiment, the insulating film 128 is formed using a silicon nitride film with a thickness of 100 nm.

    After that, the semiconductor layer 102 and the semiconductor layer 103 are preferably hydrogenated by heating in a hydrogen atmosphere or a nitrogen atmosphere. Note that in the case of heating in a nitrogen atmosphere, an insulating film containing hydrogen is preferably formed as the insulating film 128.

    Next, the insulating layer 129 is formed. In this embodiment, the insulating layer 129 is formed over the entire surface, and is etched and processed with a mask such as a resist. In the case where the insulating layer 129 is formed using a droplet discharge method, a printing method, or the like that can be directly and selectively formed, etching processing is not necessarily required. In this embodiment, an insulating layer 129 is provided as an interlayer insulating layer, and a second insulating layer functioning as a partition is provided. In this case, the insulating layer 129 can also be said to be a first insulating layer.

    The insulating layer 129 is formed using silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, aluminum nitride, aluminum oxynitride, diamond-like carbon (DLC), nitrogen-containing carbon film (CN), polysilazane or other inorganic insulating material, or acrylic. Acid, methacrylic acid and derivatives thereof, or an organic insulating material such as polyimide, aromatic polyamide, polybenzimidazole, benzocyclobutene, or siloxane resin may be used. You may form using photosensitive and non-photosensitive materials, such as an acryl and a polyimide.

    In this embodiment, a coating film using a siloxane resin material is used as a material for the insulating layer 129. The fired film can also be called a silicon oxide film (SiOx) containing an alkyl group.

    An opening 132 reaching the source or drain electrode layer 117 is formed in the insulating film 128, the insulating layer 129, and the gate insulating layer 125. This opening is also formed by etching using a resist mask. The mask used for the etching process can be a mask having a fine shape by performing exposure by laser light irradiation. A wiring layer 131 is formed in the opening 132 formed in this manner. The wiring layer 131 may be formed using a material similar to that of the source or drain electrode layer and the gate electrode layer. In this embodiment mode, the wiring layer is formed using silver by a droplet discharge method.

A first electrode layer 130 is formed by selectively discharging a composition containing a conductive material over the insulating layer 129 so as to be in contact with the wiring layer 131 (see FIG. 5). The first electrode layer 130 is an indium tin oxide that is a light-transmitting conductive material that transmits at least visible light when light is emitted from the substrate 100 side or when a transmissive display panel is manufactured. (ITO), indium tin oxide containing silicon oxide (ITSO), indium zinc oxide (IZO) containing zinc oxide (ZnO), zinc oxide (ZnO), ZnO doped with gallium (Ga) Or a composition containing tin oxide (SnO 2 ) or the like may be formed into a predetermined pattern and then fired.

    Further, it is preferably formed of indium tin oxide (ITO), indium tin oxide containing silicon oxide (ITSO), zinc oxide (ZnO), or the like by a sputtering method. More preferably, indium tin oxide containing silicon oxide is used by a sputtering method using a target containing 2 to 10% by weight of silicon oxide in ITO. In addition, indium zinc oxide (IZO (IZO), which is a conductive material obtained by doping ZnO with gallium (Ga), and an oxide conductive material containing silicon oxide and mixed with 2 to 20 atomic% of zinc oxide (ZnO) in indium oxide. indium zinc oxide)) may be used. After the first electrode layer 130 is formed by a sputtering method, a mask layer may be formed by a droplet discharge method and formed into a desired pattern by etching. In this embodiment, the first electrode layer 130 is formed using a light-transmitting conductive material by a droplet discharge method, and specifically includes indium tin oxide, ITO, and silicon oxide. It is formed using ITSO.

    In this embodiment, after the wiring layer 131 is formed, the first electrode layer 130 is formed so as to be in contact with the wiring layer 131 and electrically connected thereto. However, after the first electrode layer 130 is selectively formed over the insulating layer 129, the wiring layer 131 is formed so as to be in contact with the first electrode layer 130 and the source or drain electrode layer 117. You may use the process of connecting. In this case, the stacking order of the wiring layer 131 and the first electrode layer 130 is different, the first electrode layer 130 is formed on the insulating layer 129, and the wiring layer 131 is formed on the first electrode layer. Become.

    Through the above steps, a TFT substrate for a display device (also referred to as an element substrate) in which a thin film transistor having a top-gate planar structure and a first electrode layer which is a pixel electrode layer are connected to the substrate 100 is completed.

    Next, an insulating layer 121 (also referred to as a partition wall or a bank) is selectively formed. The insulating layer 121 is formed to have an opening over the first electrode layer 130 and covers the wiring layer 131. In this embodiment mode, the insulating layer 121 is formed over the entire surface, and is etched and processed with a mask such as a resist. When the insulating layer 121 is formed using a droplet discharge method, a printing method, or the like that can be directly and selectively formed, etching processing is not necessarily required.

    The insulating layer 121 is formed using silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, aluminum nitride, aluminum oxynitride, or other inorganic insulating materials, or acrylic acid, methacrylic acid, and derivatives thereof, polyimide, aromatic Heat-resistant polymers such as polyamide, polybenzimidazole, or inorganic siloxanes containing Si-O-Si bonds among silicon, oxygen, and hydrogen compounds formed from siloxane-based materials as starting materials It can be formed of an organic siloxane insulating material in which hydrogen is substituted with an organic group such as methyl or phenyl. You may form using photosensitive and non-photosensitive materials, such as an acryl and a polyimide. The insulating layer 121 preferably has a shape in which the radius of curvature continuously changes, and the coverage of the electroluminescent layer 122 and the second electrode layer 123 formed thereon is improved.

    Alternatively, after the insulating layer 121 is formed by discharging a composition by a droplet discharge method, the surface may be pressed and flattened by pressure in order to improve the flatness. As a pressing method, unevenness may be reduced by scanning a roller-like object on the surface, or the surface may be pressed vertically with a flat plate-like object. Alternatively, the surface may be softened or melted with a solvent or the like, and the surface irregularities may be removed with an air knife. Further, polishing may be performed using a CMP method. This step can be applied when the surface is flattened when unevenness is generated by the droplet discharge method. When flatness is improved by this step, display unevenness of the display device can be prevented and a high-definition image can be displayed.

    A light-emitting element is formed so as to be electrically connected to the thin film transistor (see FIG. 1).

    Before forming the electroluminescent layer 122, heat treatment is performed at 200 ° C. under atmospheric pressure to remove moisture adsorbed in the first electrode layer 130 and the insulating layer 121 or on the surface thereof. In addition, it is preferable to perform heat treatment at 200 to 400 ° C., preferably 250 to 350 ° C. under reduced pressure, and to form the electroluminescent layer 122 by vacuum deposition or droplet discharge under reduced pressure without being exposed to the air as it is. .

    As the electroluminescent layer 122, materials that emit red (R), green (G), and blue (B) light are selectively formed by an evaporation method using an evaporation mask or the like. A material that emits red (R), green (G), and blue (B) light can be formed by a droplet discharge method (such as a low-molecular or high-molecular material) in the same manner as a color filter. In this case, a mask is not used. Both are preferable because RGB can be separately applied. A second electrode layer 123 is stacked over the electroluminescent layer 122 to complete a display device having a display function using a light emitting element.

Although not shown, it is effective to provide a passivation film so as to cover the second electrode layer 123. The protective film provided when forming the display device may have a single layer structure or a multilayer structure. As the passivation film, silicon nitride (SiN), silicon oxide (SiO 2 ), silicon oxynitride (SiON), silicon nitride oxide (SiNO), aluminum nitride (AlN), aluminum oxynitride (AlON), nitrogen content is oxygen It is composed of an insulating film containing aluminum nitride oxide (AlNO) or aluminum oxide, diamond-like carbon (DLC), or nitrogen-containing carbon film (CN x ) that is higher than the content, and a single layer or a combination of insulating films is used. it can. For example, a laminate such as a laminate of a nitrogen-containing carbon film (CN x ) and silicon nitride (SiN), or an organic material can be used, and a laminate of polymers such as styrene polymer may be used. In addition, a skeleton structure is formed by a bond of silicon (Si) and oxygen (O), and at least one of a material containing at least hydrogen as a substituent, or fluorine, an alkyl group, or an aromatic hydrocarbon as a substituent. You may use the material which has.

At this time, it is preferable to use a film with good coverage as the passivation film, and it is effective to use a carbon film, particularly a DLC film. Since the DLC film can be formed in a temperature range from room temperature to 100 ° C., it can be easily formed over the electroluminescent layer having low heat resistance. The DLC film is formed by a plasma CVD method (typically, an RF plasma CVD method, a microwave CVD method, an electron cyclotron resonance (ECR) CVD method, a hot filament CVD method, etc.), a combustion flame method, a sputtering method, or an ion beam evaporation method. It can be formed by laser vapor deposition. The reaction gas used for film formation was hydrogen gas and a hydrocarbon-based gas (for example, CH 4 , C 2 H 2 , C 6 H 6, etc.), ionized by glow discharge, and negative self-bias was applied. Films are formed by accelerated collision of ions with the cathode. The CN film may be formed using C 2 H 4 gas and N 2 gas as the reaction gas. The DLC film has a high blocking effect against oxygen and can suppress oxidation of the electroluminescent layer. Therefore, the problem that the electroluminescent layer is oxidized during the subsequent sealing process can be prevented.

    Subsequently, a sealing material is formed and sealed using a sealing substrate. Thereafter, the flexible wiring substrate is connected to the gate wiring layer formed by being electrically connected to the gate electrode layer 118, the source wiring layer formed by being electrically connected to the source electrode layer or the drain electrode layer 114, and You may make an electrical connection with the outside.

    Subsequently, a wiring board for connection is provided so that the wiring layer in the display device is electrically connected via the anisotropic conductor layer. The wiring board plays a role of transmitting signals and potentials from the outside, and an FPC (Flexible printed circuit) or the like can be used. Through the above steps, a display device (also referred to as a display panel) including a switching TFT having a top gate planar structure, a driving TFT, and a capacitor is completed. The capacitor is formed using the source or drain electrode layer 116, the gate insulating layer 125, and the gate electrode layer 119.

    The wiring layer in the display device and the FPC are connected using a terminal electrode layer. The terminal electrode layer is the same material and process as the gate electrode layer, and the same material and process as the source wiring layer that also serves as the source electrode layer and the drain electrode layer. The gate wiring layer and the same material can be manufactured in the same process. A connection example between the FPC and a wiring layer in the display device will be described with reference to FIG.

    43, a first electrode layer provided with a thin film transistor 9 and a light emitting element is formed on a substrate 1 and a wiring layer 6 that electrically connects the thin film transistor 9 is bonded to a counter substrate 8 with a sealant 3. Yes. A wiring layer extending from the inside of the display device and formed outside the sealant is bonded to the FPC 2b and FPC 2a by an anisotropic conductive film 7a and an anisotropic conductive film 7b.

    43 (A1), (B1), and (C1) are top views of the display device, and FIGS. 43 (A2), (B2), and (C2) are in FIGS. 43 (A1), (B1), and (C1). It is sectional drawing of line GH and line MN. 43A1 and 43A2, the terminal electrode layer 5a and the terminal electrode layer 5b are formed of the same material and step as the source electrode layer or the drain electrode layer. A source wiring layer 4a formed to extend to the outside of the sealing material is connected to the terminal electrode layer 5a, and the terminal electrode layer 5a and the FPC 2a are connected via an anisotropic conductive film 7a. On the other hand, a gate wiring layer 4b formed to extend to the outside of the sealing material is connected to the terminal electrode layer 5b, and the terminal electrode layer 5b and the FPC 2b are connected via an anisotropic conductive film 7b. In this embodiment mode, the gate wiring layer is formed using the same material and process as the gate electrode layer, and the source wiring layer is formed using the same material and process as the wiring layer.

    43 (B1) and 43 (B2), the terminal electrode layer 55a and the terminal electrode layer 55b are formed of the same material and in the same step as the gate wiring layer. The terminal electrode layer 55b is formed of a gate wiring layer formed to extend outside the sealing material, and the terminal electrode layer 55b and the FPC 2b are connected via the anisotropic conductive film 7b. On the other hand, the source electrode layer 55a is connected to the source wiring layer 54a formed in the same process and the same material as the wiring layer formed extending to the outside of the sealing material, and the terminal electrode layer 55a and the FPC 2a are connected to the anisotropic conductive film. 7a is connected.

    43 (C1) and 43 (C2), the terminal electrode layer 65a and the terminal electrode layer 65b are formed of the same material and process as the wiring layer. A terminal electrode layer 65b is connected to a gate wiring layer 64b formed to extend outside the sealing material, and the terminal electrode layer 65b and the FPC 2b are connected via an anisotropic conductive film 7b. On the other hand, the terminal electrode layer 65a is formed of the same material as the wiring layer formed extending outside the sealing material and the source wiring layer formed in the same process, and the terminal electrode layer 65a and the FPC 2a are formed of the anisotropic conductive film 7a. Connected through.

  In this embodiment mode, the switching TFT has a single gate structure, but a multi-gate structure such as a double gate structure may be used.

Through the above steps, a thin film transistor having a top gate planar structure having a crystalline semiconductor film can be formed. Since the thin film transistor formed in this embodiment mode is formed using a crystalline semiconductor film, the mobility (about 2 to 70 cm 2 / Vsec, typically 20% compared to a thin film transistor formed using an amorphous semiconductor film) ˜50 cm 2 / Vsec) is high. In addition to the impurity element imparting one conductivity type, the source region and the drain region also include a metal element having a function of promoting crystallization. For this reason, a source region and a drain region with low resistivity can be formed. As a result, a display device that requires high-speed operation can be manufactured.

  Further, compared to a thin film transistor formed using an amorphous semiconductor film, threshold shift is less likely to occur, and variations in thin film transistor characteristics can be reduced.

  Further, since the metal element mixed in the semiconductor film in the film formation stage is also gettered by the gettering step, off current can be reduced. For this reason, it is possible to improve contrast by providing such a TFT in a switching element of a display device.

    In addition, it is possible to freely design thinning of wirings and the like by fine processing of laser light irradiation. According to the present invention, a desired pattern can be formed with good controllability, material loss is small, and cost reduction can be achieved. Therefore, a high-performance and highly reliable display device can be manufactured with high yield.

(Embodiment 2)
An embodiment of the present invention will be described with reference to FIG. This embodiment is an example in which a circuit including a plurality of n-channel thin film transistors (NMOS) is manufactured through a different gettering process from the thin film transistor manufactured in Embodiment 1. Therefore, repetitive description of the same portion or a portion having a similar function is omitted.

    An insulating layer 401 and an amorphous semiconductor film 402 are formed over a substrate 400, and a metal film 403 containing a metal element that promotes crystallization (in this embodiment, nickel (Ni)) is formed (FIG. 8A )reference.). Thereafter, the amorphous semiconductor film 402 is crystallized by heat treatment, so that a crystalline semiconductor film 404 is formed.

    In this embodiment, after the channel protective layer 414a and the channel protective layer 414b are selectively formed over the crystalline semiconductor film 404, a metal element for promoting crystallization contained in the crystalline semiconductor film 404 is obtained. As the gettering layer to be ringed, a semiconductor film 405 containing a rare gas element as an impurity element is formed (see FIG. 8B). As the rare gas element, helium, argon, xenon, krypton, or the like can be used. In this embodiment, the semiconductor film 405 containing argon as an impurity element is formed. After that, the metal element contained in the crystalline semiconductor film 404 is moved in the direction of the arrow in FIG. 8C by heat treatment and is captured in the semiconductor film 405. Accordingly, the crystalline semiconductor film 406 in which the metal element contained in the film is reduced is formed. Then, the semiconductor film 407 containing a metal element that promotes crystallization that has become a gettering sink and the oxide film formed over the crystalline semiconductor film 406 are removed with hydrofluoric acid or the like, so that the metal element is reduced or removed. A crystalline semiconductor film 406 thus obtained can be obtained. In this embodiment mode, the semiconductor film 407 serving as a gettering sink is removed using TMAH (Tetramethyl ammonium hydroxide).

    An n-type semiconductor film 408 is formed as the semiconductor film having one conductivity type over the crystalline semiconductor film 406, the channel protective layer 414a, and the channel protective layer 414b (see FIG. 8D). After the crystalline semiconductor film 406 and the n-type semiconductor film 408 are processed into a desired shape, a source or drain electrode layer 411a, a source or drain electrode layer 411b, and a source or drain electrode layer 411c are formed. To do. In this embodiment, an n-type semiconductor film 408 including P which is an impurity element imparting n-type conductivity is formed.

    The n-type semiconductor film and the crystalline semiconductor film are etched using the source or drain electrode layer 411a, the source or drain electrode layer 411b, and the source or drain electrode layer 411c as a mask to form a semiconductor layer 409a and a semiconductor layer 409b, an n-type semiconductor layer 410a functioning as a source region or a drain region, an n-type semiconductor layer 410b, an n-type semiconductor layer 410c, and an n-type semiconductor layer 410d are formed (FIG. 8E )reference.). A gate insulating layer 412 is formed, and a gate electrode layer 413a and a gate electrode layer 413b are formed over the gate insulating layer 412 (see FIG. 8F).

    Through the above steps, a crystalline semiconductor film crystallized with a metal element is gettered, the semiconductor layer has a semiconductor layer with reduced metal element, and the semiconductor layer has one conductivity type that functions as a source region or a drain region. A thin film transistor containing no metal element can be formed.

    Through the above steps, a crystalline semiconductor film crystallized with a metal element is gettered, the semiconductor layer has a semiconductor layer with reduced metal element, and the semiconductor layer has one conductivity type that functions as a source region or a drain region. A thin film transistor containing no metal element can be formed. In this manner, an electrically connected n-channel thin film transistor is formed, and an NMOS circuit can be manufactured. A display device can be manufactured by incorporating such a circuit in a pixel region or a driving region.

    This embodiment can be used in combination with Embodiment 1.

(Embodiment 3)
An embodiment of the present invention will be described with reference to FIG. This embodiment is an example in which a circuit including a plurality of p-channel thin film transistors (PMOS) is manufactured through a gettering process different from that of the thin film transistor manufactured in Embodiment 1. Therefore, repetitive description of the same portion or a portion having a similar function is omitted.

    An insulating layer 401 and an amorphous semiconductor film 402 are formed over a substrate 400, and a metal film 403 containing a metal element that promotes crystallization (in this embodiment, nickel (Ni)) is formed (FIG. 9A )reference.). Thereafter, the amorphous semiconductor film 402 is crystallized by heat treatment, so that a crystalline semiconductor film 404 is formed.

      A semiconductor film 405 containing a rare gas element as an impurity element is formed in contact with the crystalline semiconductor film 404 as a gettering layer for gettering a metal element for promoting crystallization contained in the crystalline semiconductor film 404. (See FIG. 9B.) As the rare gas element, helium, argon, xenon, krypton, or the like can be used. In this embodiment, the semiconductor film 405 containing argon as an impurity element is formed. After that, the metal element contained in the crystalline semiconductor film 404 is moved in the direction of the arrow in FIG. 9C by heat treatment, and is captured in the semiconductor film 405. Accordingly, the crystalline semiconductor film 406 in which the metal element contained in the film is reduced is formed. Then, the semiconductor film 407 containing a metal element that promotes crystallization that has become a gettering sink and the oxide film formed over the crystalline semiconductor film 406 are removed with hydrofluoric acid or the like, so that the metal element is reduced or removed. A crystalline semiconductor film 406 thus obtained can be obtained. In this embodiment mode, the semiconductor film 407 serving as a gettering sink is removed using TMAH (Tetramethyl ammonium hydroxide).

    The crystalline semiconductor film 406 is processed into a desired shape, and a mask 418a and a mask 418b are formed over the channel formation region 416a and the channel formation region 416b of the semiconductor layer. Using the mask 418a and the mask 418b, an impurity element 415 imparting p-type conductivity (boron (B) is used in this embodiment) is added to the semiconductor layer, so that the p-type impurity region 417a and the p-type impurity region are added. 417b, a p-type impurity region 417c, and a p-type impurity region 417d are formed as a source region or a drain region in the semiconductor layer (see FIG. 9D). In this embodiment mode, the p-type impurity region is formed by adding an impurity element imparting p-type conductivity. However, a p-type semiconductor layer is selectively formed over the semiconductor layer, and a source region or a drain region is formed. It may be made to function as.

    On the p-type impurity region 417a, the p-type impurity region 417b, the p-type impurity region 417c, and the p-type impurity region 417d, a source or drain electrode layer 419a, a source or drain electrode layer 419b, and a source electrode A layer or drain electrode layer 419c is formed. In this embodiment, the source or drain electrode layer 419a, the source or drain electrode layer 419b, and the source or drain electrode layer 419c are selectively formed by a droplet discharge method without being processed into a desired shape. is doing. Therefore, since the end portions of the source or drain electrode layer 419a, the source or drain electrode layer 419b, and the source or drain electrode layer 419c are not removed by etching, the shape of the liquid state is darkened. It has a rounded and gentle shape with a radius of curvature. Thus, the shape of the electrode layer and the wiring layer can be controlled also by the forming method. A gate insulating layer 420 is formed, and a gate electrode layer 421a and a gate electrode layer 421b are formed over the gate insulating layer 420 (see FIG. 9F).

    Through the above steps, a crystalline semiconductor film crystallized with a metal element is gettered, the semiconductor layer has a semiconductor layer with reduced metal element, and the semiconductor layer has one conductivity type that functions as a source region or a drain region. A thin film transistor containing no metal element can be formed. In this manner, an electrically connected p-channel thin film transistor is formed, and a PMOS circuit can be manufactured. A display device can be manufactured by incorporating such a circuit in a pixel region or a driving region.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 and 2.

(Embodiment 4)
An embodiment of the present invention will be described with reference to FIG. This embodiment is an example of manufacturing a circuit (CMOS) including two kinds of thin film transistors, an n-channel thin film transistor and a p-channel thin film transistor, in the thin film transistor manufactured in Embodiment 1. Therefore, repetitive description of the same portion or a portion having a similar function is omitted.

    An insulating layer 401 and an amorphous semiconductor film 402 are formed over a substrate 400, and a metal film 403 containing a metal element that promotes crystallization (in this embodiment, nickel (Ni)) is formed (FIG. 8A )reference.). Thereafter, the amorphous semiconductor film 402 is crystallized by heat treatment, so that a crystalline semiconductor film 404 is formed.

    In this embodiment, after the channel protective layer 414a and the channel protective layer 414b are selectively formed over the crystalline semiconductor film 404, a metal element for promoting crystallization contained in the crystalline semiconductor film 404 is obtained. As the gettering layer to be ringed, a semiconductor film 422 containing an n-type impurity element is formed (see FIG. 10B). In this embodiment, an n-type semiconductor film 422 containing phosphorus (P) as an impurity element is formed. After that, the metal element contained in the crystalline semiconductor film 404 is moved in the direction of the arrow in FIG. 10C by heat treatment, and is captured in the semiconductor film 435. Accordingly, a crystalline semiconductor film 423 in which metal elements contained in the film are reduced is formed.

    The crystalline semiconductor film 423 and the n-type semiconductor film 435 are processed into desired shapes, so that a semiconductor layer 426a and a semiconductor layer 426b are formed. A mask 429a which covers the semiconductor layer 426a and the n-type semiconductor layer 427, a mask 429b which covers the semiconductor layer 426b and the n-type semiconductor layer 424 formed over the channel formation region of the semiconductor layer 426b are formed. An impurity element 425 imparting p-type conductivity is added to form a semiconductor layer 428a having p-type and a semiconductor layer 428b having p-type. An impurity element imparting p-type conductivity is added by selectively adding an impurity element imparting p-type conductivity (boron (B) in this embodiment) to a semiconductor layer having n-type conductivity by a doping method or an ion implantation method. The impurity element is added so that its concentration is 2 to 10 times that of the impurity element imparting n-type conductivity, the conductivity type is inverted to p-type, and a semiconductor layer 428a having p-type and a semiconductor layer 428b having p-type are formed. (See FIG. 10D.) Further, in the step of adding the impurity element imparting n-type, the concentration of the impurity element imparting n-type on the film surface may be high depending on the addition conditions. In such a case, a process of adding an impurity element imparting p-type may be performed after the film surface is etched thinly and the film in the high concentration impurity element region is removed. In this embodiment mode, an n-type semiconductor layer is formed for use as a gettering sink; however, a p-type semiconductor layer containing an impurity element imparting p-type conductivity is formed as a semiconductor layer having one conductivity type. For example, an impurity element imparting n-type conductivity may be selectively added similarly. In addition, the mask 429b for preventing the impurity from being added to the channel formation region can be used as the mask as long as the channel protective layer 414b is formed thick enough to block the impurity element. In this case, the mask 429b formed over the channel formation region is not necessarily required.

    A source or drain electrode layer 432a, a source or drain electrode layer 432b, and a source or drain electrode layer 432c are formed over an n-type semiconductor layer functioning as a source region or a drain region and a p-type semiconductor layer. Form. The semiconductor layer having n-type is etched using the source or drain electrode layer 432a, the source or drain electrode layer 432b, and the source or drain electrode layer 432c as a mask to form an n-type that functions as a source or drain region. The semiconductor layer 430a, the n-type semiconductor layer 430b, the p-type semiconductor layer 431a, and the p-type semiconductor layer 431b are formed. A gate insulating layer 433 is formed, and a gate electrode layer 434a and a gate electrode layer 434b are formed over the gate insulating layer 433 (see FIG. 10E).

    In this manner, an n-channel thin film transistor and a p-channel thin film transistor which are electrically connected are formed, and a CMOS circuit can be manufactured. In this embodiment, the source region and the drain region also include a metal element having a function of promoting crystallization in addition to an impurity element imparting one conductivity type. For this reason, a source region and a drain region with low resistivity can be formed. As a result, a circuit that requires high-speed operation can be manufactured. A display device can be manufactured by incorporating such a circuit in a pixel region or a driving region.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 to 3.

(Embodiment 5)
An embodiment of the present invention will be described with reference to FIG. This embodiment is an example in which a CMOS circuit including two types of thin film transistors, an n-channel thin film transistor and a p-channel thin film transistor, is manufactured by a different gettering process from the thin film transistor manufactured in Embodiment 1. Therefore, repetitive description of the same portion or a portion having a similar function is omitted.

    An insulating layer 401 and an amorphous semiconductor film 402 are formed over a substrate 400, and a metal film 403 containing a metal element that promotes crystallization (in this embodiment, nickel (Ni)) is formed (FIG. 8A )reference.). Thereafter, the amorphous semiconductor film 402 is crystallized by heat treatment, so that a crystalline semiconductor film 404 is formed. Thereafter, the crystalline semiconductor film is processed into a desired shape to form a semiconductor layer.

  A mask 455a covering the channel formation region 453a and a mask 455b covering the channel formation region 453b are formed, an n-type impurity element 452 (phosphorus (P) in this embodiment) is added, and the n-type impurity region 454a is added. , An n-type impurity region 454b, an n-type impurity region 454c, and an n-type impurity region 454d are formed (see FIG. 11B). Thereafter, heat treatment is performed at 550 ° C. for 4 hours.

    By the heat treatment, metal elements having a function of promoting crystallization included in the channel formation region 453a and the channel formation region 453b in the semiconductor layer are gettered and moved in the directions of arrows, respectively, and n-type impurity regions 461a and 461a A channel formation region 460a and a channel formation region 460b which are captured and removed by the n-type impurity region 461b, the n-type impurity region 461c, and the n-type impurity region 461d are formed (FIG. 11C )reference.). In addition, the added impurity element imparting n-type can be activated by this heat treatment.

    A mask 463a covering the n-type impurity region 461a, the n-type impurity region 461b, the channel formation region 460a, and a mask 463b covering the channel formation region 460b are formed, and an impurity element 462 imparting p-type conductivity (in this embodiment mode) Boron (B)) is added, and an n-type impurity region 461c and an n-type impurity region 461d are formed by inverting the conductivity type to the p-type impurity region 464a and the p-type impurity region 464b (FIG. 11 ( See D).). By adding the impurity element imparting p-type so that the concentration of the impurity element imparting n-type is 2 to 10 times higher than that of the impurity element imparting n-type, the conductivity type is inverted in the semiconductor layer having p-type, An impurity region 464a and a p-type impurity region 464b can be formed. Thereafter, heat treatment is performed to activate the added impurity element imparting p-type.

    A source or drain electrode layer 465a, a source or drain electrode layer 465b, and a source electrode layer over the n-type impurity region 461a, the n-type impurity region 461b, the p-type impurity region 464a, and the p-type impurity region 464b. Alternatively, the drain electrode layer 465c is formed. A gate insulating layer 466 which covers the semiconductor layer and the source or drain electrode layer is formed, and a gate electrode layer 467a and a gate electrode layer 467b are formed over the gate insulating layer 466 (see FIG. 11E).

    In this manner, an n-channel thin film transistor and a p-channel thin film transistor which are electrically connected are formed, and a CMOS circuit can be manufactured. In this embodiment, the source region and the drain region also include a metal element having a function of promoting crystallization in addition to an impurity element imparting one conductivity type. For this reason, a source region and a drain region with low resistivity can be formed. As a result, a circuit that requires high-speed operation can be manufactured. A display device can be manufactured by incorporating such a circuit in a pixel region or a driving region.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 to 4.

(Embodiment 6)
An embodiment of the present invention will be described with reference to FIG. This embodiment is an example in which a CMOS circuit including two types of thin film transistors, an n-channel thin film transistor and a p-channel thin film transistor, is manufactured by a different gettering process from the thin film transistor manufactured in Embodiment 1. Therefore, repetitive description of the same portion or a portion having a similar function is omitted.

    An insulating layer 401 and an amorphous semiconductor film 402 are formed over a substrate 400, and a metal film 403 containing a metal element that promotes crystallization (in this embodiment, nickel (Ni)) is formed (FIG. 12A). )reference.). Thereafter, the amorphous semiconductor film 402 is crystallized by heat treatment, so that a crystalline semiconductor film 404 is formed.

    A semiconductor film 405 containing a rare gas element as an impurity element is formed in contact with the crystalline semiconductor film 404 as a gettering layer for gettering a metal element for promoting crystallization contained in the crystalline semiconductor film 404. (See FIG. 12B.) As the rare gas element, helium, argon, xenon, krypton, or the like can be used. In this embodiment, the semiconductor film 405 containing argon as an impurity element is formed. After that, the metal element contained in the crystalline semiconductor film 404 is moved in the direction of the arrow in FIG. 12C by heat treatment and is captured in the semiconductor film 405. Accordingly, the crystalline semiconductor film 406 in which the metal element contained in the film is reduced is formed. Then, the semiconductor film 407 containing a metal element that promotes crystallization that has become a gettering sink and the oxide film formed over the crystalline semiconductor film 406 are removed with hydrofluoric acid or the like, so that the metal element is reduced or removed. A crystalline semiconductor film 406 thus obtained can be obtained. In this embodiment mode, the semiconductor film 407 serving as a gettering sink is removed using TMAH (Tetramethyl ammonium hydroxide). Thereafter, the crystalline semiconductor film is processed into a desired shape to form a semiconductor layer.

  A mask 444a covering the channel formation region 441 and a mask 444b covering the semiconductor layer 442 are formed, an impurity element 440 imparting n-type conductivity (phosphorus (P) in this embodiment) is added, and the n-type impurity regions 443a and 443a are added. An n-type impurity region 443b is formed (see FIG. 12D).

    A mask 448a covering the n-type impurity region 443a, the n-type impurity region 443b, the channel formation region 441, and a mask 448b covering the channel formation region 446 are formed, and an impurity element 445 imparting p-type conductivity (in this embodiment mode) Boron (B)) is added to form a p-type impurity region 447a and a p-type impurity region 447b (see FIG. 12E). In this embodiment mode, since the semiconductor layer 442 is covered with the mask 444b, the semiconductor layer 442 does not contain an impurity element imparting n-type conductivity, but a p-channel thin film transistor is formed as in Embodiment Mode 5. In the case where an n-type impurity element is also contained in the semiconductor layer to be added, by adding the impurity element imparting p-type so that the concentration becomes 2 to 10 times the concentration of the impurity element imparting n-type The p-type impurity region may be formed by inverting the conductivity type of the p-type semiconductor layer. Thereafter, heat treatment is performed to activate the added impurity element imparting n-type and impurity element imparting p-type.

    A source or drain electrode layer 449a, a source or drain electrode layer 449b, and a source electrode layer over the n-type impurity region 443a, the n-type impurity region 443b, the p-type impurity region 447a, and the p-type impurity region 447b. Alternatively, the drain electrode layer 449c is formed. A gate insulating layer 450 is formed to cover the semiconductor layer and the source or drain electrode layer, and the gate electrode layer 451a and the gate electrode layer 451b are formed over the gate insulating layer 450 (see FIG. 12F).

    Through the above steps, a crystalline semiconductor film crystallized with a metal element is gettered, the semiconductor layer has a semiconductor layer with reduced metal element, and the semiconductor layer has one conductivity type that functions as a source region or a drain region. A thin film transistor containing no metal element can be formed. In this manner, an electrically connected p-channel thin film transistor is formed, and a CMOS circuit can be manufactured. A display device can be manufactured by incorporating such a circuit in a pixel region or a driving region.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 to 5.

(Embodiment 7)
An embodiment of the present invention will be described with reference to FIG. This embodiment is an example of manufacturing a circuit (CMOS) including two types of thin film transistors, ie, a channel-etched n-channel thin film transistor and a p-channel thin film transistor, which do not have a channel protective layer, in the thin film transistor manufactured in Embodiment 1. is there. Therefore, repetitive description of the same portion or a portion having a similar function is omitted.

    An insulating layer 401 and an amorphous semiconductor film 485 are formed over the substrate 400, and a metal film 403 containing a metal element that promotes crystallization (in this embodiment, nickel (Ni)) is formed (FIG. 47A )reference.). After that, the amorphous semiconductor film 485 is crystallized by heat treatment, so that a crystalline semiconductor film 486 is formed. In this embodiment mode, since the channel protective layer that protects the semiconductor layer from the etching process at the time of processing is not formed, the semiconductor layer is also partially etched. Therefore, the amorphous semiconductor film to be a semiconductor layer is preferably formed with a thickness of about 150 nm to 200 nm.

    As a gettering layer for gettering a metal element for promoting crystallization contained in the crystalline semiconductor film 486, a semiconductor film 470 including an n-type impurity element is formed (see FIG. 47B). . In this embodiment, an n-type semiconductor film 422 containing phosphorus (P) as an impurity element is formed. After that, the metal element contained in the crystalline semiconductor film 456 is moved in the direction of the arrow in FIG. 47C by heat treatment, and is captured in the semiconductor film 471. Accordingly, a crystalline semiconductor film 472 in which metal elements contained in the film are reduced is formed.

    The crystalline semiconductor film 472 and the n-type semiconductor film 471 are processed into desired shapes, so that a semiconductor layer 474a and a semiconductor layer 474b are formed. A mask 479a covering the semiconductor layer 474a and the n-type semiconductor layer 475, and a mask 479b covering the semiconductor layer 474b and the n-type semiconductor layer 476 formed over the channel formation region of the semiconductor layer 474b are formed. An impurity element 473 imparting p-type conductivity is added to form a semiconductor layer 478a having p-type and a semiconductor layer 478b having p-type. An impurity element imparting p-type conductivity is added by selectively adding an impurity element imparting p-type conductivity (boron (B) in this embodiment) to a semiconductor layer having n-type conductivity by a doping method or an ion implantation method. It is added so that the concentration is 2 to 10 times the concentration of an impurity element imparting n-type conductivity, and the conductivity type is inverted to p-type, so that a p-type semiconductor layer 478a and a p-type semiconductor layer 478b are formed. (See FIG. 47D). In this embodiment mode, an n-type semiconductor layer is formed for use as a gettering sink; however, a p-type semiconductor layer containing an impurity element imparting p-type conductivity is formed as a semiconductor layer having one conductivity type. For example, an impurity element imparting n-type conductivity may be selectively added similarly.

    A source / drain electrode layer 480a, a source / drain electrode layer 480b, and a source / drain electrode layer 480c are formed over an n-type semiconductor layer functioning as a source region or a drain region and a p-type semiconductor layer. Form. The n-type semiconductor layer and the semiconductor layer are etched using the source or drain electrode layer 480a, the source or drain electrode layer 480b, and the source or drain electrode layer 480c as a mask to function as a source or drain region An n-type semiconductor layer 482a, an n-type semiconductor layer 482b, a p-type semiconductor layer 487a, a p-type semiconductor layer 487b, a semiconductor layer 481a, and a semiconductor layer 481b are formed (see FIG. 47E). .) Since the semiconductor layer in this embodiment does not include a channel protective layer, a part of the semiconductor layer is a etched semiconductor layer, so that a channel-etched thin film transistor can be formed. A gate insulating layer 483 which covers the semiconductor layer and the source or drain electrode layer is formed, and the gate electrode layer 434a and the gate electrode layer 434b are formed over the gate insulating layer 483 (see FIG. 47F).

    In this manner, an electrically connected channel-etched n-channel thin film transistor and p-channel thin film transistor are formed, and a CMOS circuit can be manufactured. In this embodiment, the source region and the drain region also include a metal element having a function of promoting crystallization in addition to an impurity element imparting one conductivity type. For this reason, a source region and a drain region with low resistivity can be formed. As a result, a circuit that requires high-speed operation can be manufactured. A display device can be manufactured by incorporating such a circuit in a pixel region or a driving region.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 to 6.

(Embodiment 8)
This embodiment will be described with reference to FIGS. In this embodiment mode, the pixel region is a pixel region manufactured in Embodiment Mode 1, and the peripheral driver circuit region is also manufactured using a thin film transistor using the present invention. The n-channel thin film transistor and the p-channel device manufactured in Embodiment Mode 4 are used. A CMOS comprising a thin film transistor is applied. Therefore, repetitive description of the same portion or a portion having a similar function is omitted.

    FIG. 16A is a top view of a pixel region of a display device manufactured in this embodiment mode, and FIGS. 13 to 15 and FIG. 16B are lines AC and B- in FIG. It is sectional drawing of D. FIG. 13 to 15 and FIG. 16B, the areas of Li, IJ, and jK are line IJ, line jK, and peripheral drive of the display device of FIG. It is sectional drawing corresponding to line Li which is a circuit area.

    An insulating layer 301, an amorphous semiconductor film 302, and a metal film 303 containing an element that promotes crystallization are formed over a substrate 300 (see FIG. 13A). Since the metal film 303 is very thin, the shape as a film may not be maintained. In this embodiment, an aqueous solution containing 10 ppm of Ni is applied by a spin coating method to form the metal film 303. The amorphous semiconductor film 302 coated with the metal film 303 is heated and crystallized. The heat treatment is performed at 550 ° C. for 4 hours.

The crystalline semiconductor film 304 thus obtained may be doped with a trace amount of an impurity element (boron or phosphorus) in order to control the threshold voltage of the thin film transistor. In this embodiment mode, boron (B) is added by an ion doping method in which diborane (B 2 H 6 ) is plasma-excited without mass separation. Note that an ion implantation method in which mass separation is performed may be used.

    The crystalline semiconductor film 304 is processed into a desired shape in a later step to be a plurality of semiconductor layers. An insulating layer serving as a channel protective layer for protecting the channel formation region of each semiconductor layer is formed over the crystalline semiconductor film 304. In this embodiment, after removing the oxide film over the crystalline semiconductor film 304, a silicon oxide film is formed to a thickness of 50 nm and processed into a desired shape, so that a channel protective layer 305a, a channel protective layer 305b, and a channel protective layer are formed. A layer 305c and a channel protective layer 305d are selectively formed over the channel formation region. When a mask for processing the channel protective layer 305a, the channel protective layer 305b, the channel protective layer 305c, and the channel protective layer 305d into a desired shape is processed using an exposure process using a laser beam, fine and accurate processing is performed. Can do. Therefore, the channel protective layer can be formed in a desired shape with good controllability.

    When crystallization using a metal element is performed, a gettering step is performed in order to reduce or remove the metal element. A semiconductor film is formed in contact with the crystalline semiconductor film 304 as a layer which absorbs and takes in the metal element in the crystalline semiconductor film 304 (see FIG. 13B). In this embodiment, an amorphous semiconductor film containing an impurity element is formed as a gettering sink that captures a metal element. First, the oxide film formed over the crystalline semiconductor film 304 is removed by a cleaning process. Next, a semiconductor film 306 is formed with a thickness of 100 nm by plasma CVD. In this embodiment mode, the semiconductor film 306 contains an impurity element imparting n-type conductivity (in this embodiment mode, phosphorus is used). The impurity element may be formed by a CVD method or the like so as to include the impurity element, or may be added by an ion doping method or the like after the semiconductor film is formed.

After that, heat treatment is performed to reduce or remove the metal element in the crystalline semiconductor film 304. As shown in FIG. 13C, the metal element in the crystalline semiconductor film 304 moves in the direction of the arrow by heat treatment and is captured in the semiconductor film 306. The crystalline semiconductor film 304 is a crystalline semiconductor film 307 from which a metal element in the film is removed, and the semiconductor film 306 is a semiconductor film 308 containing a metal element that promotes crystallization. In this embodiment mode, the semiconductor film 308 includes an impurity element imparting n-type conductivity and a metal element that promotes crystallization. By this step, the concentration at which the element that promotes crystallization in the crystalline semiconductor film (in this embodiment, nickel element) does not affect the device characteristics, that is, the nickel concentration in the film is 1 × 10 18 / cm 3 or less. Desirably, it can be set to 1 × 10 17 / cm 3 or less. In addition, the semiconductor film 308 to which the metal element after gettering has moved may be crystallized by heat treatment. Note that in this embodiment, an impurity element imparting n-type conductivity (a donor-type element) in the semiconductor film 308 is activated along with the gettering step. The heat treatment may be performed in a nitrogen atmosphere. In this embodiment, the heat treatment is performed at 550 ° C. for 4 hours.

    Next, the crystalline semiconductor film 307 and the semiconductor film 308 are processed into a desired shape using a mask. In this embodiment, a photomask is manufactured, and a semiconductor layer 310, a semiconductor layer 311, a semiconductor layer 312, a semiconductor layer 313, and an n-type semiconductor layer are formed by a processing process using a photolithography method. As the photomask, a resist may be selectively formed by whole surface application by spin coating or the like, or a droplet discharge method, and a fine pattern mask may be formed by exposure by laser light irradiation. The semiconductor film can be finely and finely processed into a desired shape with a fine pattern mask.

    It can also be formed by selectively discharging the composition using a resin material such as an epoxy resin, an acrylic resin, a phenol resin, a novolac resin, a melamine resin, or a urethane resin without exposing the mask. Also, using organic materials such as benzocyclobutene, parylene, flare, permeable polyimide, compound materials made by polymerization of siloxane polymers, composition materials containing water-soluble homopolymers and water-soluble copolymers, etc. And can be formed by a droplet discharge method. Whichever material is used, the surface tension and viscosity are appropriately adjusted by adjusting the concentration of the solvent or adding a surfactant or the like.

As the etching process, either plasma etching (dry etching) or wet etching may be employed, but plasma etching is suitable for processing a large area substrate. As an etching gas, a gas containing fluorine such as CF 4 , NF 3 , SF 6 , or CHF 3 , a gas containing chlorine typified by Cl 2 , BCl 3 , SiCl 4, or CCl 4 , or an O 2 gas is used. An inert gas such as He or Ar may be added as appropriate. Further, if an atmospheric pressure discharge etching process is applied, a local electric discharge process is also possible, and it is not necessary to form a mask layer on the entire surface of the substrate.

    A mask 319 a covering the semiconductor layer 310 and the n-type semiconductor layer 314, a mask 319 b covering the semiconductor layer 311 formed over the channel formation region of the semiconductor layer 311 and the semiconductor layer 311, a semiconductor layer 312, and n A mask 319c covering the semiconductor layer 317 having a type, a semiconductor layer 313, and a mask 319d covering the semiconductor layer 318 having an n-type are formed. An impurity element 309 imparting p-type conductivity is added to form a semiconductor layer 316a having p-type and a semiconductor layer 316b having p-type. An impurity element imparting p-type conductivity is added by selectively adding an impurity element imparting p-type conductivity (boron (B) in this embodiment) to a semiconductor layer having n-type conductivity by a doping method or an ion implantation method. The impurity element is added so that its concentration is 2 to 10 times that of the impurity element imparting n-type conductivity, and the conductivity type is inverted to p-type, so that a p-type semiconductor layer 316a and a p-type semiconductor layer 316b are formed. (See FIG. 13D.) After that, heat treatment is performed to activate the impurity element imparting p-type. In this embodiment, heat treatment is performed at 550 ° C. for 4 hours.

    A conductive layer 321, a conductive layer 322, a conductive layer 323a, and a conductive layer 323b are formed by discharging a composition containing a conductive material from the droplet discharge device 320a, the droplet discharge device 320b, and the droplet discharge device 320c (see FIG. 13 (E).) In this embodiment mode, silver is used as the conductive material, and is fired at 300 ° C. after discharge.

    The conductive layer 321, the conductive layer 322, the conductive layer 323 a, and the conductive layer 323 b are processed into a desired shape using a mask processed with laser light, and the source or drain electrode layer 328 a and the source or drain electrode layer 328 b are processed. , Source or drain electrode layer 328c, source or drain electrode layer 329a, source or drain electrode layer 329b, source or drain electrode layer 330a, source or drain electrode layer 330b, source or drain electrode layer 330b A drain electrode layer 330c is formed. In this embodiment, the conductive layer 321, the conductive layer 322, the conductive layer 323a, and the conductive layer 323b are etched using an etchant by wet etching.

Source or drain electrode layer 328a, Source or drain electrode layer 328b, Source or drain electrode layer 328c, Source or drain electrode layer 329a, Source or drain electrode layer 329b, Source or drain electrode layer 329b With the electrode layer 330a, the source or drain electrode layer 330b, and the source or drain electrode layer 330c as masks, an n-type semiconductor layer 314, an n-type semiconductor layer 315, an n-type semiconductor layer 317, and n The semiconductor layer 318 having a type is patterned to form a semiconductor layer 324a having an n-type, a semiconductor layer 324b having an n-type, a semiconductor layer 325a having a p-type, a semiconductor layer 325b having a p-type, and a semiconductor layer having an n-type 326a, n-type semiconductor layer 326b, n-type semiconductor layer 27a, to form the semiconductor layer 327b having a n-type (see FIG. 14 (A).). The etching process of the n-type semiconductor layer is performed by dry etching using an etching gas composed of CF 4 and O 2 . A mask formed when the source electrode layer or the drain electrode layer is processed into a desired shape is removed after the semiconductor layer having n-type is processed.

    The source electrode layer or the drain electrode layer is preferably formed by a known method such as a printing method, an electroplating method, a PVD method (Physical Vapor Deposition), a CVD method (Chemical Vapor Deposition), or a vapor deposition method. As a forming method, a desired pattern can be formed by a droplet discharge method. Materials include tungsten (W), molybdenum (Mo), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), tantalum (Ta), chromium (Cr), cobalt (Co), nickel A metal such as (Ni), platinum (Pt), aluminum (Al), silver (Ag), gold (Au), copper (Cu), or an alloy thereof, or a metal nitride thereof can be used as appropriate. Further, a plurality of these layers may be stacked. Typically, a tantalum nitride film may be stacked on the substrate surface, and a tungsten film may be stacked thereon. Alternatively, a material in which an impurity element imparting one conductivity type is added to silicon may be used. For example, an n-type silicon film in which an amorphous silicon film contains an impurity element imparting n-type such as phosphorus (P) can be used.

It can also be formed using a transparent conductive material. Indium tin oxide (ITO), indium tin oxide containing silicon oxide (ITSO), zinc oxide (ZnO), tin oxide (SnO 2 ), or the like may be used. Preferably, it is formed of indium tin oxide (ITO), indium tin oxide containing silicon oxide (ITSO), zinc oxide (ZnO), or the like by a sputtering method. More preferably, indium tin oxide containing silicon oxide is used by a sputtering method using a target containing 2 to 10% by weight of silicon oxide in ITO. In addition, a conductive material such as an indium oxide-zinc oxide alloy in which 2 to 20 atomic% of zinc oxide (ZnO) is mixed with silicon oxide may be used.

    In the top gate planar structure formed in this embodiment, after a semiconductor layer that is a crystalline semiconductor is formed by heat treatment, a conductive layer such as a source electrode layer, a drain electrode layer, or a gate electrode layer is formed. Therefore, a material having high heat resistance can be used for the formed conductive layer. Therefore, the range of selection of materials is widened, and the formed conductive layer such as an electrode layer is not deteriorated in shape, function, or characteristics by heat treatment, so that reliability is improved.

    Next, the source or drain electrode layer 328a, the source or drain electrode layer 328b, the source or drain electrode layer 328c, the source or drain electrode layer 329a, the source or drain electrode layer 329b, and the source electrode A gate insulating layer 364 over the layer or drain electrode layer 330a, the source or drain electrode layer 330b, the source or drain electrode layer 330c, the channel protective layer 305a, the channel protective layer 305b, the channel protective layer 305c, and the channel protective layer 305d. Form. For the gate insulating layer 364, silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy) (x> y), silicon nitride oxide (SiNxOy) (x> y), or the like can be used as appropriate. Single layer formed of any of silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy) (x> y), silicon nitride oxide (SiNxOy) (x> y), or a combination layered May be formed. Note that in this embodiment, the gate insulating layer 364 contains hydrogen. In this embodiment mode, a silicon nitride film is formed with a thickness of 110 nm by a CVD method.

    An opening 365 reaching the source or drain electrode layer 329b is formed in the gate insulating layer 364. The etching process may be dry etching or wet etching. In the opening 365, the source or drain electrode layer 329b and a gate electrode layer 335 formed later are electrically connected.

    A composition containing a conductive material is discharged from the droplet discharge device 331a, the droplet discharge device 331b, the droplet discharge device 331c, the droplet discharge device 331d, and the droplet discharge device 331e, and a gate is formed over the gate insulating layer 364. An electrode layer 332, a gate electrode layer 333, a gate electrode layer 334, a gate electrode layer 335, and a gate electrode layer 336 are formed (see FIG. 14B). The step of forming the gate electrode layer 332, the gate electrode layer 333, the gate electrode layer 334, the gate electrode layer 335, and the gate electrode layer 336 over the gate insulating layer 364 over the gate insulating layer 364 includes the above-described source electrode layer or It can be formed in the same manner as when the drain electrode layer is formed. In this embodiment, a composition containing silver as a conductive material is discharged and fired at 300 ° C., and a gate electrode layer 332, a gate electrode layer 333, a gate electrode layer 334, and a gate electrode are formed over the gate insulating layer 364. A layer 335 and a gate electrode layer 336 are formed. By forming the gate electrode layer 335 in the opening 365, the source or drain electrode layer 329 b and the gate electrode layer 335 are electrically connected in the opening 365.

  As the conductive material for forming the gate electrode layer, a composition containing metal particles such as Ag (silver), Au (gold), Cu (copper), W (tungsten), Al (aluminum) as a main component is used. be able to. Further, light-transmitting indium tin oxide (ITO), ITSO made of indium tin oxide and silicon oxide, organic indium, organic tin, zinc oxide, titanium nitride, or the like may be combined.

    Even after the gate electrode layer 332, the gate electrode layer 333, the gate electrode layer 334, the gate electrode layer 335, and the gate electrode layer 336 are formed, a planarization process such as pressing may be performed as in the case of the source electrode layer or the drain electrode layer. good. In addition to flattening the electrode layer, oxygen contained in the electrode layer is released by discharging the gate electrode layer by a droplet discharge method, pre-baking, and then sandwiching a pressing step between the main baking. In addition, since the oxygen concentration is lowered, there is an effect that the electric resistance is lowered.

    An insulating film 337 serving as a passivation film is preferably formed so as to cover the source or drain electrode layer, the semiconductor layer, the gate insulating layer, and the gate electrode layer. The insulating film 337 is formed using a thin film formation method such as a plasma CVD method or a sputtering method, and contains silicon nitride, silicon oxide, silicon nitride oxide, silicon oxynitride, aluminum oxynitride, or aluminum oxide, diamond like carbon (DLC), and nitrogen. It can be formed using carbon (CN) or other insulating materials. Note that the passivation film may be a single layer or a laminated structure. In this embodiment, the insulating film 128 is formed using a silicon nitride film with a thickness of 110 nm.

    After that, the semiconductor layer 310, the semiconductor layer 311, the semiconductor layer 312, and the semiconductor layer 313 are preferably hydrogenated by heating in a hydrogen atmosphere or a nitrogen atmosphere. Note that in the case of heating in a nitrogen atmosphere, an insulating film containing hydrogen is preferably formed as the insulating film 337.

    Next, the insulating layer 338 is formed. In this embodiment, the insulating layer 338 is formed over the entire surface, and is etched into a desired shape by using a mask such as a resist. When the insulating layer 338 is formed using a droplet discharge method, a printing method, or the like that can be directly and selectively formed, processing by etching is not necessarily required. In this embodiment, an insulating layer 338 is provided as an interlayer insulating layer, and a second insulating layer functioning as a partition is provided. In this case, the insulating layer 338 can also be said to be a first insulating layer.

    The insulating layer 338 is formed of silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, aluminum nitride, aluminum oxynitride, diamond-like carbon (DLC), nitrogen-containing carbon film (CN), polysilazane or other inorganic insulating material, or acrylic. Acid, methacrylic acid and their derivatives, or organic insulating materials such as polyimide, aromatic polyamide, polybenzimidazole, benzocyclobutene, or siloxane resin (inorganic siloxane, organic siloxane) Good. You may form using photosensitive and non-photosensitive materials, such as an acryl and a polyimide.

    In this embodiment mode, the insulating layer 338 is formed using a siloxane resin material by a slit coater. The fired film can also be called a silicon oxide film (SiOx) containing an alkyl group.

    An opening 339 reaching the source or drain electrode layer 330b is formed in the insulating film 337, the insulating layer 338, and the gate insulating layer 364 (see FIG. 14C). This opening is also formed by etching using a resist mask. The mask used for etching can be a mask having a fine shape by performing exposure by laser light irradiation. A wiring layer 345 is formed in the opening 339 thus formed. The wiring layer 345 may be formed using the same material as that of the source or drain electrode layer and the gate electrode layer. In this embodiment mode, the wiring layer is formed using silver by a droplet discharge method and baked at 300 ° C.

A composition containing a conductive material is selectively discharged over the insulating layer 338 so as to be in contact with the wiring layer 345, so that the first electrode layer 346 is formed (see FIG. 15A). The first electrode layer 346 is an indium tin oxide that is a light-transmitting conductive material that transmits at least visible light when light is emitted from the substrate 300 side or when a transmissive display panel is manufactured. (ITO), indium tin oxide containing silicon oxide (ITSO), indium zinc oxide (IZO) containing zinc oxide (ZnO), zinc oxide (ZnO), ZnO doped with gallium (Ga) Or a composition containing tin oxide (SnO 2 ) or the like may be formed into a predetermined pattern and then fired.

    Further, it is preferably formed of indium tin oxide (ITO), indium tin oxide containing silicon oxide (ITSO), zinc oxide (ZnO), or the like by a sputtering method. More preferably, indium tin oxide containing silicon oxide is used by a sputtering method using a target containing 2 to 10% by weight of silicon oxide in ITO. In addition, indium zinc oxide (IZO (IZO), which is a conductive material obtained by doping ZnO with gallium (Ga), and an oxide conductive material containing silicon oxide and mixed with 2 to 20 atomic% of zinc oxide (ZnO) in indium oxide. indium zinc oxide)) may be used. After the first electrode layer 346 is formed by a sputtering method, a mask layer may be formed by a droplet discharge method and formed into a desired pattern by etching. In this embodiment mode, the first electrode layer 346 is formed using a light-transmitting conductive material by a droplet discharge method, and specifically includes indium tin oxide, ITO, and silicon oxide. It is formed using ITSO.

    Through the above steps, a TFT substrate (also referred to as an element substrate) for a display device in which a thin film transistor having a top gate planar structure and a first electrode layer which is a pixel electrode layer are connected to the substrate 300 is completed.

    Next, an insulating layer 349 (also referred to as a partition wall or a bank) is selectively formed. The insulating layer 349 is formed so as to have an opening over the first electrode layer 346 and covers the wiring layer 345. In this embodiment, the insulating layer 349 is formed over the entire surface, and is etched into a desired shape by using a mask such as a resist. In the case where the insulating layer 349 is formed using a droplet discharge method, a printing method, or the like that can be directly and selectively formed, etching processing is not necessarily required.

    The insulating layer 349 is formed using silicon oxide, silicon nitride, silicon oxynitride, aluminum oxide, aluminum nitride, aluminum oxynitride, or other inorganic insulating materials, or acrylic acid, methacrylic acid, and derivatives thereof, polyimide, aromatic, It can be formed of a heat-resistant polymer such as polyamide, polybenzimidazole, or a material containing siloxane. You may form using photosensitive and non-photosensitive materials, such as an acryl and a polyimide. The insulating layer 349 preferably has a shape in which the radius of curvature continuously changes, so that the coverage with the electroluminescent layer 347 and the second electrode layer 348 formed thereon is improved.

    Further, after the insulating layer 349 is formed by discharging a composition by a droplet discharge method, the surface may be flattened by pressing with a pressure in order to improve the flatness. As a pressing method, unevenness may be reduced by scanning a roller-like object on the surface, or the surface may be pressed vertically with a flat plate-like object. Alternatively, the surface may be softened or melted with a solvent or the like, and the surface irregularities may be removed with an air knife. Further, polishing may be performed using a CMP method. This step can be applied when the surface is flattened when unevenness is generated by the droplet discharge method. When flatness is improved by this step, display unevenness of the display device can be prevented and a high-definition image can be displayed.

    A light-emitting element is formed so as to be electrically connected to the thin film transistor (see FIG. 15B).

    Before the electroluminescent layer 347 is formed, heat treatment is performed at 200 ° C. under atmospheric pressure to remove moisture in the first electrode layer 346 and the insulating layer 349 or on the surface thereof. In addition, it is preferable to heat-treat at 200 to 400 ° C., preferably 250 to 350 ° C. under reduced pressure, and to form the electroluminescent layer 347 by vacuum deposition or droplet discharge under reduced pressure without being exposed to the air as it is. .

    As the electroluminescent layer 347, materials that emit red (R), green (G), and blue (B) light are selectively formed by an evaporation method using an evaporation mask or the like. A material that emits red (R), green (G), and blue (B) light can be formed by a droplet discharge method (such as a low-molecular or high-molecular material) in the same manner as a color filter. In this case, a mask is not used. Both are preferable because RGB can be separately applied. A second electrode layer 348 is stacked over the electroluminescent layer 347, whereby a display device having a display function using a light emitting element is completed.

Although not shown, it is effective to provide a passivation film so as to cover the second electrode layer 348. The protective film provided when forming the display device may have a single layer structure or a multilayer structure. As the passivation film, silicon nitride (SiN), silicon oxide (SiO 2 ), silicon oxynitride (SiON), silicon nitride oxide (SiNO), aluminum nitride (AlN), aluminum oxynitride (AlON), nitrogen content is oxygen It is composed of an insulating film containing aluminum nitride oxide (AlNO) or aluminum oxide, diamond-like carbon (DLC), or nitrogen-containing carbon film (CN x ) that is higher than the content, and a single layer or a combination of insulating films is used. it can. For example, a laminate such as a laminate of a nitrogen-containing carbon film (CN x ) and silicon nitride (SiN), or an organic material can be used, and a laminate of polymers such as styrene polymer may be used. A siloxane resin material may be used.

At this time, it is preferable to use a film with good coverage as the passivation film, and it is effective to use a carbon film, particularly a DLC film. Since the DLC film can be formed in a temperature range from room temperature to 100 ° C., it can be easily formed over the electroluminescent layer having low heat resistance. The DLC film is formed by a plasma CVD method (typically, an RF plasma CVD method, a microwave CVD method, an electron cyclotron resonance (ECR) CVD method, a hot filament CVD method, etc.), a combustion flame method, a sputtering method, or an ion beam evaporation method. It can be formed by laser vapor deposition. The reaction gas used for film formation was hydrogen gas and a hydrocarbon-based gas (for example, CH 4 , C 2 H 2 , C 6 H 6, etc.), ionized by glow discharge, and negative self-bias was applied. Films are formed by accelerated collision of ions with the cathode. The CN film may be formed using C 2 H 4 gas and N 2 gas as the reaction gas. The DLC film has a high blocking effect against oxygen and can suppress oxidation of the electroluminescent layer. Therefore, the problem that the electroluminescent layer is oxidized during the subsequent sealing process can be prevented.

    Thereafter, the filler 350 is sealed by the sealing substrate 351 and sealed. For filling the filler, a dropping method can be used as shown in FIG. 29 as in the case of the liquid crystal material. Instead of the filler 350, an inert gas such as nitrogen may be filled. Further, by installing the desiccant in the display device, the light emitting element can be prevented from being deteriorated by moisture. The installation place of the desiccant may be on the sealing substrate 351 side or on the substrate 300 side where elements are formed, or may be installed with a recess formed in the region where the sealing material 352 is formed. In addition, when it is installed in a location corresponding to a region that does not contribute to display such as a drive circuit region or a wiring region of the sealing substrate 351, the aperture ratio is not lowered even if the desiccant is an opaque substance. The filler 350 may be formed so as to include a hygroscopic material, and may have a function of a desiccant. Thus, a display device having a display function using a light-emitting element is completed (see FIG. 16).

  In addition, an FPC 355 is bonded to a terminal electrode layer 353 for electrically connecting the inside and the outside of the display device with an anisotropic conductive film 354 to be electrically connected to the terminal electrode layer 353.

    FIG. 16A shows a top view of a display device. As shown in FIG. 16A, the pixel region 360, the scan line drive region 361a, the scan line drive region 361b, and the connection region 363 are sealed between the substrate 300 and the sealing substrate 351 with a sealant 352. A signal line driver circuit 362 formed by an IC driver is provided on the substrate 300.

    Through the above steps, a thin film transistor having a top gate planar structure having a crystalline semiconductor film can be formed. Since the thin film transistor formed in this embodiment is formed using a crystalline semiconductor film, it has higher mobility than a thin film transistor formed using an amorphous semiconductor film. In addition to the impurity element imparting one conductivity type, the source region and the drain region also include a metal element having a function of promoting crystallization of the semiconductor film. For this reason, a source region and a drain region with low resistivity can be formed. As a result, a display device that requires high-speed operation can be manufactured.

    Further, compared to a thin film transistor formed using an amorphous semiconductor film, threshold shift is less likely to occur, and variations in thin film transistor characteristics can be reduced.

    Further, since the metal element mixed in the semiconductor film in the film formation stage is also gettered by the gettering step, off current can be reduced. Therefore, the contrast can be improved by providing such a thin film transistor in the switching element of the display device.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 to 7.

(Embodiment 9)
In this embodiment, an example of manufacturing a liquid crystal display device using a liquid crystal display element as a display element in the display device manufactured in Embodiment 1 will be described with reference to FIGS. Therefore, repetitive description of the same portion or a portion having a similar function is omitted.

    FIG. 17A is a top view of a pixel region of the display device, and FIG. 17B is a cross-sectional view taken along line E-F in FIG. The pixel region includes a thin film transistor 250 having a top gate planar structure according to the present invention, a source or drain electrode layer 251 also serving as a source wiring layer, a capacitor wiring layer 252, a gate electrode layer 253 also serving as a gate wiring layer, a wiring layer 254, a pixel An electrode layer 255, an insulating film 259, and an insulating layer 260 are provided. The thin film transistor 250 has a multi-gate structure, and the source electrode layer or the drain electrode layer of the thin film transistor 250 and the pixel electrode layer 255 are electrically connected to each other by a wiring layer 254.

    Over the substrate 256, an insulating film 257a, an insulating film 257b, and an insulating film 257c, which are base films for the semiconductor layers, are formed. In this embodiment, after a silicon nitride oxide film as the insulating film 257a and a silicon oxynitride film as the insulating film 257b are stacked over the substrate 256, the insulating film 257c has a thickness of 0.3 nm to A 5 nm silicon nitride oxide film is formed to have a three-layer structure. With such a structure, the gettering efficiency of the metal element in the semiconductor layer is increased, and the adverse effect of the silicon nitride film on the semiconductor layer can be reduced. The insulating layer to be stacked is preferably formed continuously while switching the reaction gas at the same temperature without breaking the vacuum in the same chamber. If formed continuously without breaking the vacuum, it is possible to prevent the interface between the stacked films from being contaminated. In FIG. 18, the insulating film 257a, the insulating film 257b, and the insulating film 257c are omitted in one layer.

    In the liquid crystal display device in this embodiment, a driver circuit region is also provided over the same substrate as the pixel region. A liquid crystal display device of this embodiment mode is shown in FIG. 18A is a top view of the liquid crystal display device, and FIG. 18B is a cross-sectional view taken along line O-o and line p-P in FIG. 18A and a line U- that is a peripheral driver circuit region. It is sectional drawing of W.

    The peripheral driver circuit in this embodiment is provided with an NMOS circuit including an n-channel thin film transistor 280a and an n-channel thin film transistor 280b. The n-channel thin film transistor 280a and the n-channel thin film transistor 280b each include a source or drain electrode layer 285a, a source or drain electrode layer 285b, a source or drain electrode layer 285c, a semiconductor layer 281, a semiconductor layer 282, and a channel protective layer. 286a, a channel protective layer 286b, a gate insulating layer 287, a gate electrode layer 288, and a gate electrode layer 289.

    In this embodiment mode, an NMOS configuration is used in the drive circuit region to function as an inverter. As described above, in the case of the configuration of only PMOS and NMOS, the gate electrode layer and the source electrode layer or the drain electrode layer of some TFTs are connected. Such an example is shown in FIG. A part of the gate insulating layer 287 is etched using a photomask to form a contact hole 290 as shown in FIG. A gate electrode layer 289 is formed in the contact hole 290, and the source or drain electrode layer 285c and the gate electrode layer 289 are electrically connected. By electrically connecting the source or drain electrode layer 285c and the gate electrode layer 289, the n-channel thin film transistor 280a and the n-channel thin film transistor 280b can function as inverters even if they are NMOS transistors.

    An insulating layer 261 called an alignment film is formed by a printing method or a spin coating method so as to cover the thin film transistor 250, the pixel electrode layer 255, the wiring layer 254, the insulating film 259, and the insulating layer 260. The insulating layer 261 can be selectively formed by using a screen printing method or an offset printing method. Then, rubbing is performed. Subsequently, a sealant 378 is formed in a peripheral region where pixels are formed by a droplet discharge method.

    After that, an insulating substrate 263 functioning as an alignment film, a colored layer 264 functioning as a color filter, a conductor layer 265 functioning as a counter electrode, a counter substrate 266 provided with a polarizing plate 267 and a substrate 256 having TFTs are combined with a spacer 273. And a liquid crystal layer 262 is provided in the gap, whereby a liquid crystal display device can be manufactured (see FIG. 18). A polarizing plate 268 is also formed on the side of the substrate 256 that does not have a TFT. A filler may be mixed in the sealing material, and a shielding film (black matrix) or the like may be formed on the counter substrate 266. Note that as a method for forming the liquid crystal layer, a dispenser type (dropping type) or a dip type (pumping type) in which liquid crystal is injected using a capillary phenomenon after the counter substrate 266 is bonded can be used.

    A liquid crystal dropping injection method employing a dispenser method will be described with reference to FIG. In FIG. 29, 40 is a control device, 42 is an imaging means, 43 is a head, 33 is a liquid crystal, 35 and 41 are markers, 34 is a barrier layer, 32 is a sealing material, 30 is a TFT substrate, and 20 is a counter substrate. A closed loop is formed by the sealing material 32, and the liquid crystal 33 is dropped from the head 43 once or plural times therein. The head 43 includes a plurality of nozzles, and a large amount of liquid crystal material can be dropped at a time, thereby improving the throughput. At that time, a barrier layer 34 is provided to prevent the sealing material 32 and the liquid crystal 33 from reacting. Subsequently, the substrates are bonded together in a vacuum, and thereafter UV curing is performed to fill the liquid crystal.

    The spacer may be provided by dispersing particles of several μm, but in this embodiment, a method of forming a resin film on the entire surface of the substrate and processing it into a desired shape is employed. After applying such a spacer material with a spinner, it is formed into a predetermined pattern by exposure and development processing. Further, it is cured by heating at 150 to 200 ° C. in a clean oven or the like. The spacers produced in this way can have different shapes depending on the conditions of exposure and development processing, but preferably, the spacers are columnar and the top is flat, so that the opposite substrate is When combined, the mechanical strength of the liquid crystal display device can be ensured. The shape can be a conical shape, a pyramid shape, or the like, and there is no particular limitation.

A connection portion is formed in order to connect the pixel portion formed in the above steps and an external wiring substrate. The insulator layer in the connection portion is removed by ashing using oxygen gas at or near atmospheric pressure. This treatment is performed using oxygen gas and one or more selected from hydrogen, CF 4 , NF 3 , H 2 O, and CHF 3 . In this step, in order to prevent damage and destruction due to static electricity, ashing is performed after sealing using the counter substrate. However, if there is little influence from static electricity, it may be performed at any timing. .

    An FPC 272 is bonded to the terminal electrode layer 270 for electrically connecting the inside and the outside of the liquid crystal display device with an anisotropic conductive film 271 to be electrically connected to the terminal electrode layer 270. 18A, a pixel region 275, a scan line driver circuit region 276a, a scan line driver circuit region 276b, and a signal line driver circuit region 277 are provided over a substrate 256.

    Through the above steps, a liquid crystal display device (liquid crystal display panel) using the present invention is completed. A thin film transistor having a top-gate planar structure formed in this embodiment mode is formed using a crystalline semiconductor film and thus has higher mobility than a thin film transistor formed using an amorphous semiconductor film. In addition, the source region and the drain region include a metal element in addition to the impurity element imparting one conductivity type. For this reason, a source region and a drain region with low resistivity can be formed. As a result, a liquid crystal display device that requires high-speed operation can be manufactured. Therefore, it is possible to manufacture a liquid crystal display device that can display with a high response speed and a high viewing angle as in the OCB mode.

    Further, compared to a thin film transistor formed using an amorphous semiconductor film, threshold shift is less likely to occur, and variations in thin film transistor characteristics can be reduced.

    Further, since the metal element mixed in the semiconductor film in the film formation stage is also gettered by the gettering step, off current can be reduced. Therefore, the contrast can be improved by providing such a thin film transistor in the switching element of the liquid crystal display device.

    In addition, it is possible to freely design thinning of wirings and the like by fine processing of laser light irradiation. According to the present invention, a desired pattern can be formed with good controllability, material loss is small, and cost reduction can be achieved. Therefore, a high-performance and highly reliable display device can be manufactured with high yield.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 to 7.

(Embodiment 10)
In Embodiment 1, a source electrode layer and a drain electrode layer (including a source wiring layer) and a gate electrode layer (including a gate wiring layer) are stacked with a gate insulating layer interposed therebetween, and a gate electrode layer (a gate wiring layer) is formed. And a wiring layer are stacked with an interlayer insulating layer interposed therebetween. In this embodiment, an example in which these stacked structures are different will be described with reference to FIGS. The description of the same portion or a portion having a similar function is omitted.

    19A is a top view of the display device, and FIG. 19B is a cross-sectional view taken along line X1-V1 in FIG. 19A.

    In FIG. 19, in a pixel region of the display device, an insulating layer 609 serving as a base film, a source or drain electrode layer 601a, a source or drain electrode layer 601b, a gate insulating layer 602, a gate are formed over a substrate 600. An electrode layer 603a, a gate electrode layer 603b, a wiring layer 607, an insulating film 605 which is a passivation film, and an insulating layer 606 are formed.

    Although the insulating film 605 is not necessarily required, when the insulating film 605 is formed, the insulating film 605 functions as a passivation film, and thus the reliability of the display device is further improved. In addition, when the insulating film 605 is formed and heat treatment is performed, the semiconductor layer can be hydrogenated with hydrogen contained in the insulating film 605.

    As shown in FIG. 19B, the gate electrode layer 603b is stacked with the wiring layer 607 with the insulating layer 606 which is an interlayer insulating layer interposed therebetween. The wiring layer 607 includes the source or drain electrode layer 601a, The source or drain electrode layer 601b is connected to the insulating layer 606, the insulating film 605, and the contact hole formed in the gate insulating layer 602. Therefore, the wiring layer 607 and the gate electrode layer 603b are not short-circuited. The wiring layer 607 functions as a source wiring layer.

    20A is a top view of the display device, and FIG. 20B is a cross-sectional view taken along line X2-V2 in FIG. 20A. In FIG. 20, in the pixel region of the display device, an insulating layer 629 serving as a base film, a source or drain electrode layer 621a, a source or drain electrode layer 621b, a gate insulating layer 622, a gate are formed over a substrate 620. An electrode layer 623a, a gate electrode layer 623b, a wiring layer 627a, a wiring layer 627b, an insulating film 625 which is a passivation film, and an insulating layer 626 are formed.

    As shown in FIG. 20B, the gate electrode layer 623b is stacked with the wiring layer 627b with the insulating layer 626 that is an interlayer insulating layer interposed therebetween. The wiring layer 627b includes the source or drain electrode layer 621a, The source or drain electrode layer 621b is connected to the insulating layer 626, the insulating film 625, and the contact hole formed in the gate insulating layer 622. Therefore, the wiring layer 627b and the gate electrode layer 623b are not short-circuited. Further, the display device shown in FIG. 20 has a structure in which the source wiring layer is formed intermittently rather than continuously and is electrically connected to the source electrode layer or the drain electrode layer through a contact hole. It has become. Therefore, in the region where the gate electrode layer 623b is formed, the source or drain electrode layer 621a and the source or drain electrode layer 621b are connected to a wiring layer 627b formed over the insulating layer 626 through a contact hole. So that they are electrically connected.

    FIG. 21A is a top view of the display device, and FIG. 21B is a cross-sectional view taken along line X3-V3 in FIG. In FIG. 21, in the pixel region of the display device, an insulating layer 639 serving as a base film, a source or drain electrode layer 631a, a source or drain electrode layer 631b, a gate insulating layer 632, a gate are formed over a substrate 630. An electrode layer 633a, a gate electrode layer 633b, a wiring layer 637a, a wiring layer 637b, a wiring layer 638a, a wiring layer 638b, an insulating film 635 which is a passivation film, and an insulating layer 636 are formed.

    As shown in FIG. 21B, the gate electrode layer 633b is stacked with the wiring layer 637b with an insulating layer 636 that is an interlayer insulating layer interposed therebetween. In the display device illustrated in FIG. 20, the source or drain electrode layer 621a is directly connected to the wiring layer 627a and the wiring layer 627b. However, in the display device shown in FIG. 21, the source or drain electrode layer 631a and the wiring layer 637a and the wiring layer 637b are electrically connected to each other through the wiring layer 638a formed in the same process and the same material as the gate electrode layer. Connected to. Therefore, the source or drain electrode layer 631a is connected to the wiring layer 638a formed over the gate insulating layer 632 through a contact hole, and the wiring layer 638a is connected to the wiring layer 637a and the wiring layer 637b through the contact hole. . Therefore, the source or drain electrode layer 631a, the wiring layer 637a, and the wiring layer 637b are electrically connected. Since the gate electrode layer 633b is stacked over the wiring layer 637b with the insulating layer 636 serving as an interlayer insulating layer interposed therebetween, the gate electrode layer 633b and the wiring layer 637b are not short-circuited.

    19, 20, and 21 show the case where an insulating layer is formed as an interlayer insulating layer so as to cover a wide range. 22, 23, 24, and 25 show an example in which an interlayer insulating layer that separates wiring layers is selectively formed only at a necessary portion by using a droplet discharge method.

    FIG. 22 corresponds to FIG. 19, FIG. 23 corresponds to FIG. 20, and FIG. 24 corresponds to the display device of FIG. 21, and the structure of the interlayer insulating layer is different. 22A is a top view of the display device, and FIG. 22B is a cross-sectional view taken along line Y1-Z1 in FIG. 22A. In FIG. 22, an insulating layer 650 is selectively formed by a droplet discharge method so as to cover the gate electrode layer 603b. A wiring layer 607 is formed so as to straddle over the insulating layer 650. On the wiring layer 607, an insulating film 660 is formed as a passivation film. Although the insulating film 660 is not necessarily required, formation of the insulating film 660 can improve reliability. In this embodiment mode, the insulating layer 650 is a single layer; however, an insulating film may be formed on or below the insulating layer 650 to have a stacked structure.

    23A is a top view of the display device, and FIG. 23B is a cross-sectional view taken along line Y2-Z2 in FIG. 23A. In FIG. 23, as in FIG. 22, an insulating layer 651 is selectively formed by a droplet discharge method so as to cover the gate electrode layer 623b. A wiring layer 627b is formed so as to straddle over the insulating layer 651. Since the wiring layer 627b is connected to the source or drain electrode layer 621a and the source or drain electrode layer 621b through contact holes, the wiring layer 627b allows the source or drain electrode layer 621a and the source electrode layer to be connected to each other. Alternatively, the drain electrode layer 621b is electrically connected. An insulating film 661 is formed as a passivation film on the wiring layer 627b.

    24A is a top view of the display device, and FIG. 24B is a cross-sectional view taken along line Y3-Z3 in FIG. Also in FIG. 24, as in FIG. 22, an insulating layer 652 is selectively formed by a droplet discharge method so as to cover the gate electrode layer 633b. A wiring layer 637b is formed so as to straddle over the insulating layer 652, and is connected to the wiring layer 638a and the wiring layer 638b. Since the wiring layer 638a is connected to the source or drain electrode layer 631a and the wiring layer 638b is connected to the source or drain electrode layer 631b through contact holes, the source or drain electrode layer 631a and the source electrode layer are connected. Alternatively, the drain electrode layer 631b is electrically connected.

    When an insulating layer for preventing a short circuit between wiring layers such as the insulating layer 650, the insulating layer 651, and the insulating layer 652 is selectively formed using a droplet discharge method, material loss is reduced. Further, since the wirings can be formed so as to be in direct contact with each other, the number of steps for forming a contact hole in the insulating layer is reduced. Therefore, the process can be simplified and low cost and high productivity can be obtained.

    In the display device of FIG. 25, the gate electrode layer 643a and the gate electrode layer 643b and the insulating layer 653a and the insulating layer 653b provided to physically separate the wiring layer 648a and the wiring layer 648b are selectively formed using a droplet discharge method. This is an example of forming. 22 to 24, the short circuit between the gate electrode layer and the wiring layer is prevented by forming the wiring layer on the insulating layer so as to straddle the wiring layer. In the display device in FIG. 25, the source or drain electrode layer 641a, the source or drain electrode layer 641a, and the source or drain electrode layer 641b are arranged so as to cross a region where a gate wiring layer is formed later. The region 648b is formed over the region where it is formed. In this embodiment mode, the source or drain electrode layer 641a and the source or drain electrode layer 641b are formed widely, and the formation region of the gate electrode layer 643a and the gate electrode layer 643b is crossed across the wiring layer 648a and the wiring layer 648b. The source electrode layer 641a and the source or drain electrode layer 641b are separated from the source electrode layer 643a and the gate electrode layer 643b, respectively. A wiring layer may be formed.

    After that, before forming the gate electrode layer 643a and the gate electrode layer 643b, part of the gate insulating layer 642 covering the source electrode layer or the drain electrode layer is removed by etching. As shown in the top view of the display device in FIG. 25A, the gate insulating layer 642 is formed over the semiconductor layer 770, the semiconductor layer 775, and a part of the source or drain electrode layer 773a to be a region where a capacitor is formed. Are present in the region where the wiring layer 648a and the wiring layer 648b are formed, the region where the source or drain electrode layer 772 and the gate electrode layer 774 are connected, and the source or drain electrode layer 773a and the pixel electrode layer. The region connected to the first electrode layer 777 functioning as is removed. Therefore, the electrode layers can be directly connected without forming a contact hole. The insulating layer 653a and the insulating layer 653b are selectively formed by a droplet discharge method in a formation region of the gate electrode layer 643a and the gate electrode layer 643b over the source or drain electrode layer 641a and the source or drain electrode layer 641b. To do. A gate electrode layer 643a and a gate electrode layer are formed over the insulating layer 653a and the insulating layer 653b. In the same step as the formation of the gate electrode layer 643a and the gate electrode layer 643b, the wiring layer 648a and the wiring layer 648b are formed so as to be in contact with the source or drain electrode layer 641a and the source or drain electrode layer 641b, respectively. . Since the source or drain electrode layer 641a is formed so as to continuously pass under the insulating layer 653b, the wiring layer 648a and the wiring layer 648b can also be electrically connected. In this manner, the wiring layer and the source or drain electrode layer can be electrically connected in the lower layer of the insulating layer 653b.

    A cross-sectional view taken along line QR of the display device in FIG. 25 is shown in FIG. 26A, and a cross-sectional view taken along line ST is shown in FIG. As shown in FIG. 25, the display device of FIG. 25 has a structure in which the gate insulating layer is selectively removed and no contact hole is formed in the pixel. Therefore, the electrodes are connected without an interlayer insulating layer. The display device in FIG. 25 illustrates an example of a light-emitting display device using a light-emitting element as a display element.

    In FIG. 26A, an insulating layer 649, a semiconductor layer 770, a channel protective layer 779a, a semiconductor layer 771a having one conductivity type, a semiconductor layer 771b having one conductivity type, a source electrode layer or a drain electrode layer are formed over a substrate 640. 773a is formed, and the source or drain electrode layer 641a and the source or drain electrode layer 772 are formed over the semiconductor layer 771a having one conductivity type and the semiconductor layer 771b having one conductivity type. The gate insulating layer 642 is formed only to cover the semiconductor layer 770 and the source or drain electrode layer 773a, and is removed in part over the source or drain electrode layer 641a and the source or drain electrode layer 772. ing. A wiring layer 648a is formed in contact with the exposed source or drain electrode layer 641a that is not covered with the gate insulating layer 642, and the exposed source or drain electrode layer 772 that is not covered with the gate insulating layer 642. A gate electrode layer 774 is formed thereon and is electrically connected to each other. A gate electrode layer 643a is formed over the gate insulating layer 642 provided so as to cover the semiconductor layer 770, and an insulating film 663 and an insulating layer 780 functioning as a partition are formed.

    Similarly in FIG. 26B, an insulating layer 649, a first electrode layer 777, a semiconductor layer 775, a channel protective layer 779b, a semiconductor layer 776a having one conductivity type, and a semiconductor layer having one conductivity type are formed over a substrate 640. 776b is formed, and a source or drain electrode layer 773a, a source or drain electrode layer 773b, and a gate insulating layer 642 are formed over the semiconductor layer 776a having one conductivity type and the semiconductor layer 776b having one conductivity type. Yes. A gate electrode layer 774 is formed over the gate insulating layer 642, and an insulating film 663 and an insulating layer 780 functioning as a partition are formed. The gate insulating layer 642 is selectively formed, and is removed from the source or drain electrode layer 773b and part of the source or drain electrode layer 773b. A power supply line 778 is formed over the exposed source / drain electrode layer 773b which is not covered with the gate insulating layer 642, and is in contact with the exposed source / drain electrode layer 773a. Are formed and are electrically connected. An electroluminescent layer 781 is stacked over the first electrode layer 777, and an electrode layer 782 is stacked over the electroluminescent layer 781, so that a display device including a light emitting element is completed.

    As shown in the above steps, a highly reliable display device can be manufactured with low cost and high productivity.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 to 9.

(Embodiment 11)
This embodiment will be described with reference to FIG. In this embodiment, an example in which the structure of the interlayer insulating layer is different from that in the display device of Embodiment 1 is described. Therefore, repetitive description of the same portion or a portion having a similar function is omitted.

    48 corresponds to a cross-sectional view taken along line BD in the top view of FIG. 5A used in Embodiment Mode 1. FIG. In Embodiment 1, the insulating layer 129 is formed as an interlayer insulating layer for planarizing unevenness of the thin film transistor, and the first electrode layer 130 is formed over the insulating layer 129. In this embodiment, the insulating layer 129 is not formed, and the first electrode layer is formed over the gate insulating layer or the insulating film that is a passivation film. Therefore, in Embodiment Mode 1, the source electrode layer or the drain electrode layer and the first electrode layer are connected to each other through the wiring layer. In this embodiment mode, the source electrode layer or the drain electrode layer is formed so as to be in direct contact and is electrically connected. To do.

    A display device illustrated in FIG. 48 is a light-emitting display device to which the present invention having a light-emitting element as a display element is applied. 48A, the display device has an insulating layer 901, a first electrode layer 909, a semiconductor layer 902, a channel protective layer 903, a semiconductor layer 904a having one conductivity type, and one conductivity type over a substrate 900. A semiconductor layer 904b, a semiconductor layer 924a having one conductivity type, a semiconductor layer 924b having one conductivity type are formed, and a source electrode layer or a drain electrode is formed over the semiconductor layer 924a having one conductivity type and the semiconductor layer 924b having one conductivity type. A layer 905a, a source or drain electrode layer 905b, and a gate insulating layer 906 are formed.

    A gate electrode layer 908 is formed over the gate insulating layer 906, and an insulating film 910 and an insulating layer 911 functioning as a partition are formed. An opening 927 reaching the source or drain electrode layer 905 a is formed in the gate insulating layer 906 and the insulating film 910. A first electrode layer 909 is formed in the opening 927 so as to be in contact with the source or drain electrode layer 905 a, and the electroluminescent layer 912 and the second electrode layer 913 are stacked over the first electrode layer 909. Yes. As described above, the first electrode layer 909 can be formed over the insulating film 910 that covers the thin film transistor.

    48B, the display device has an insulating layer 901, a first electrode layer 919, a semiconductor layer 902, a channel protective layer 903, a semiconductor layer 904a having one conductivity type, and one conductivity type over a substrate 900. A semiconductor layer 904b, a semiconductor layer 924a having one conductivity type, a semiconductor layer 924b having one conductivity type are formed, and a source electrode layer or a drain electrode is formed over the semiconductor layer 924a having one conductivity type and the semiconductor layer 924b having one conductivity type. A layer 905a, a source or drain electrode layer 905b, and a gate insulating layer 906 are formed.

    A gate electrode layer 908 is formed over the gate insulating layer 906, and an insulating film 910 and an insulating layer 911 functioning as a partition are formed. The display device illustrated in FIG. 48B is an example in which the first electrode layer 919 is formed over the gate insulating layer 906. An opening 907 reaching the source or drain electrode layer 905a is formed in the gate insulating layer 906. A first electrode layer 909 is formed in the opening 907 so as to be in contact with the source or drain electrode layer 905 a, and the electroluminescent layer 912 and the second electrode layer 913 are stacked over the first electrode layer 919. Yes. Part of the first electrode layer 919 is covered with an insulating film 910. As described above, the first electrode layer 909 can be formed over the gate insulating layer 906.

    The structure of the display device as in this embodiment mode does not require an interlayer insulating layer, and thus there is an advantage that the cost can be reduced by simplifying the process and reducing the material.

(Embodiment 12)
Next, a mode in which a driver circuit for driving is mounted on the display panel manufactured according to Embodiment Modes 1 to 11 will be described.

  First, a display device employing a COG method is described with reference to FIG. A pixel portion 2701 for displaying information such as characters and images is provided over the substrate 2700. A substrate provided with a plurality of drive circuits is divided into rectangular shapes, and a divided drive circuit (hereinafter referred to as a driver IC) 2751 is mounted on the substrate 2700. FIG. 34A shows a mode in which a plurality of driver ICs 2751 and an FPC 2750 are mounted on top of the driver ICs 2751. Further, the size to be divided may be substantially the same as the length of the side of the pixel portion on the signal line side, and a tape may be mounted on the tip of the driver IC on a single driver IC.

  Alternatively, a TAB method may be employed. In that case, a plurality of tapes may be attached and driver ICs may be mounted on the tapes as shown in FIG. As in the case of the COG method, a single driver IC may be mounted on a single tape. In this case, a metal piece or the like for fixing the driver IC may be attached together due to strength problems.

  A plurality of driver ICs mounted on these display panels may be formed on a rectangular substrate having a side of 300 mm to 1000 mm or more from the viewpoint of improving productivity.

  That is, a plurality of circuit patterns having a drive circuit portion and an input / output terminal as one unit may be formed on the substrate, and finally divided and taken out. The long side of the driver IC may be formed in a rectangular shape having a long side of 15 to 80 mm and a short side of 1 to 6 mm in consideration of the length of one side of the pixel portion and the pixel pitch. Or a length obtained by adding one side of the pixel portion and one side of each driver circuit.

  The advantage of the external dimensions of the driver IC over the IC chip lies in the length of the long side. When a driver IC formed with a long side of 15 to 80 mm is used, the number required for mounting corresponding to the pixel portion is as follows. This is less than when an IC chip is used, and the manufacturing yield can be improved. Further, when a driver IC is formed over a glass substrate, the shape of the substrate used as a base is not limited, and thus productivity is not impaired. This is a great advantage compared with the case where the IC chip is taken out from the circular silicon wafer.

  In the case where the driver circuit 3704 on the scanning line side is formed over the substrate as shown in FIG. 33B, the driver in which the driver circuit driver circuit on the signal line side is formed in the region outside the pixel region 3701. IC is mounted. These driver ICs are drive circuits on the signal line side. In order to form a pixel region corresponding to RGB full color, the number of signal lines in the XGA class is 3072 and the number in the UXGA class is 4800. The signal lines formed in such a number are divided into several blocks at the end of the pixel region 3701 to form lead lines, and are collected according to the pitch of the output terminals of the driver IC.

  The driver IC is preferably formed of a crystalline semiconductor formed over a substrate, and a thin film transistor using the present invention can be used. In addition, since the mobility and response speed are good, high-speed driving is possible, the operating frequency of the element can be improved as compared with the prior art, and there is less variation in characteristics, so that high reliability can be obtained.

  In the pixel region, signal lines and scanning lines intersect to form a matrix, and transistors are arranged corresponding to the respective intersections. A thin film transistor using the present invention can also be applied to a transistor arranged in a pixel region. A thin film transistor manufactured by applying the present invention is effective in manufacturing a large-screen display device because relatively high mobility can be obtained by a simplified process. Therefore, this thin film transistor can be used as a switching element of a pixel or an element constituting a driving circuit on the scanning line side. Therefore, a display panel that realizes system-on-panel can be manufactured.

    As shown in FIGS. 34A and 34B, driver ICs may be mounted as both the scanning line driver circuit and the signal line driver circuit. In that case, the specifications of the driver ICs used on the scanning line side and the signal line side may be different.

    In that case, it is preferable that the specifications of the driver ICs used on the scanning line side and the signal line side are different. For example, although a transistor constituting the driver IC on the scanning line side is required to have a withstand voltage of about 30 V, the driving frequency is 100 kHz or less, and a relatively high speed operation is not required. Therefore, it is preferable to set the channel length (L) of the transistors forming the driver on the scanning line side to be sufficiently large. On the other hand, it is sufficient for the transistor of the driver IC on the signal line side to have a withstand voltage of about 12V, but the drive frequency is about 65 MHz at 3V, and high speed operation is required. Therefore, it is preferable to set the channel length and the like of the transistors constituting the driver on the micron rule. Note that the channel length direction corresponds to the direction in which current flows in the channel formation region, in other words, the direction in which charges move.

  The method for mounting the driver IC is not particularly limited, and a known COG method, wire bonding method, or TAB method can be used.

  By setting the thickness of the driver IC to be the same as that of the counter substrate, the height between the two becomes substantially the same, which contributes to the reduction in thickness of the entire display device. In addition, since each substrate is made of the same material, thermal stress is not generated even when a temperature change occurs in the display device, and the characteristics of a circuit made of TFTs are not impaired. In addition, the number of driver ICs to be mounted in one pixel region can be reduced by mounting the driver circuit with a driver IC longer than the IC chip as shown in this embodiment mode. .

  As described above, a driver circuit can be incorporated in the display panel. This embodiment mode can be used in combination with each of Embodiment Modes 1 to 11.

(Embodiment 13)
In this embodiment mode, FIG. 41 shows the positional relationship between the end portions of the gate electrode layer, the source electrode layer, and the drain electrode layer, that is, the relationship between the width of the gate electrode layer and the channel length in the above embodiment mode. It explains using.

  FIG. 41A illustrates an insulating layer 546, a semiconductor layer 543, a semiconductor layer 542a having one conductivity type, a semiconductor layer 542b having one conductivity type, a source or drain electrode layer 541a, and a source which are formed over a substrate 540. A thin film transistor having a top-gate planar structure including an electrode layer or a drain electrode layer 541b, a gate insulating layer 544, and a gate electrode layer 545.

    In FIG. 41A, the end portion of the gate electrode layer 545 overlaps with the source and drain electrode layers 541a and 541b and the source and drain electrode layers 541b by c1. Here, a region where the source and drain electrode layers overlap with the gate electrode layer in the semiconductor layer 543 is referred to as an overlap region. That is, the width b1 of the gate electrode layer is larger than the channel length a1. The width c1 of the overlap region is represented by (b1-a1) / 2. An n-channel TFT having such an overlap region has an n-type high-concentration impurity region (n + region) and an n-type low-concentration impurity region (n + region) between the source and drain electrode layers and the semiconductor region. n-region). With this structure, the effect of relaxing the electric field is increased, and hot carrier resistance can be increased.

    FIG. 41B illustrates an insulating layer 556, a semiconductor layer 553, a semiconductor layer 552a having one conductivity type, a semiconductor layer 552b having one conductivity type, a source or drain electrode layer 551a, and a source which are formed over a substrate 550. A thin film transistor having a top gate planar structure including an electrode layer or a drain electrode layer 551b, a gate insulating layer 554, and a gate electrode layer 555.

    In FIG. 41B, the end portion of the gate electrode layer 555 and the end portions of the source and drain electrode layers 551a and 551b are aligned. That is, the width b2 of the gate electrode layer is equal to the channel length a2.

    FIG. 41C illustrates an insulating layer 566, a semiconductor layer 563, an s source or drain electrode layer 561a, a source or drain electrode layer 561b, a gate insulating layer 564, and a gate electrode layer 565 which are formed over the substrate 560. It is a thin film transistor having a top gate type planar structure.

    In FIG. 41C, the gate electrode layer 565 is separated from the end portions of the source and drain electrode layers 561a and the source and drain electrode layers 561a by c3. Here, in the semiconductor layer 563, a region where the gate electrode layer 565 is not overlapped with the source and drain electrode layers 561a and the source and drain electrode layers 561a is referred to as an offset region. That is, the width b3 of the gate electrode layer is smaller than the channel length a3. The width c3 of the offset region is represented by (a3−b3) / 2. Since the TFT having such a structure can reduce off-state current, contrast can be improved when the TFT is used as a switching element of a display device.

  Furthermore, as shown in FIGS. 17 and 18, a TFT having a so-called multi-gate structure in which a semiconductor layer covers a plurality of gate electrode layers may be used. A TFT having such a structure can also reduce off-state current. The mask processing technique using laser light according to the present invention can form a mask that has been subjected to precise processing. Therefore, a wiring pattern such as an electrode layer can be formed in a fine and accurate shape using such a mask. Can do. Accordingly, a thin film transistor having a required function as described in this embodiment can be manufactured with high yield by processing a fine electrode layer. Therefore, a display device including the thin film transistor can also have high reliability and performance.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 to 12.

(Embodiment 14)
In this embodiment mode, a semiconductor film crystallization process applicable to the above embodiment mode will be described with reference to FIGS.

    38, an insulating layer 221 serving as a base film is formed over a substrate 220, and an amorphous semiconductor film 222 is formed. A mask 224a and a mask 224b formed with an insulating film are formed over the amorphous semiconductor film 222, and the metal film 225 is selectively formed, so that the semiconductor film can be crystallized. When the semiconductor film is heated, crystal growth occurs in a direction parallel to the surface of the substrate from a contact portion between the metal film 225 and the amorphous semiconductor film 222 as shown by an arrow in FIG. A semiconductor film 226 is formed. Note that crystallization is not performed in a portion far from the metal film 225, and an amorphous portion remains.

    Alternatively, as shown in FIG. 39A, the crystallization may be performed by selectively forming a metal film 233 by a droplet discharge method without using a mask. FIG. 39B is a top view of FIG. FIG. 39D is a top view of FIG.

    In FIG. 39, an insulating layer 231 serving as a base film is formed over a substrate 230, and an amorphous semiconductor film 232 is formed. A metal film 233 is selectively formed over the amorphous semiconductor film 232 by a droplet discharge method. When the amorphous semiconductor film 232 is crystallized by heat treatment, as shown in FIGS. 39C and 39D, the surface of the substrate is contacted from the contact portion between the metal film 233 and the amorphous semiconductor film 232. Crystal growth occurs in a direction parallel to the. Again, crystallization is not performed at a portion far away from the metal film 233, and an amorphous portion remains.

    Thus, crystal growth in a direction parallel to the substrate is referred to as lateral growth or lateral growth. Since crystal grains having a large grain size can be formed by lateral growth, a thin film transistor having higher mobility can be formed when this crystalline semiconductor film is used for the channel formation region 235.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 to 13.

(Embodiment 15)
An example of a protection circuit included in the display device of the present invention will be described.

  As shown in FIG. 34, a protection circuit 2713 can be formed between the external circuit and the internal circuit. The protection circuit is composed of one or a plurality of elements selected from a TFT, a diode, a resistance element, a capacitance element, and the like, and the configurations and operations of some protection circuits will be described below. First, a configuration of an equivalent circuit diagram of a protection circuit arranged between an external circuit and an internal circuit and corresponding to one input terminal will be described with reference to FIG. The protection circuit illustrated in FIG. 27A includes p-channel thin film transistors 7220 and 7230, capacitor elements 7210 and 7240, and a resistance element 7250. The resistance element 7250 is a two-terminal resistor, and an input voltage Vin (hereinafter referred to as Vin) is applied to one end, and a low potential voltage VSS (hereinafter referred to as VSS) is applied to the other end.

  The protection circuit illustrated in FIG. 27B is an equivalent circuit diagram in which the p-channel thin film transistors 7220 and 7230 are replaced with rectifying diodes 7260 and 7270. The protection circuit illustrated in FIG. 27C is an equivalent circuit diagram in which the p-channel thin film transistors 7220 and 7230 are substituted with TFTs 7350, 7360, 7370, and 7380. In addition, as a protection circuit having a structure different from the above, the protection circuit illustrated in FIG. 27D includes resistors 7280 and 7290 and an n-channel thin film transistor 7300. A protection circuit illustrated in FIG. 27E includes resistors 7280 and 7290, a p-channel thin film transistor 7310, and an n-channel thin film transistor 7320. By providing the protection circuit, a rapid change in potential can be prevented, and destruction or damage of the element can be prevented, so that reliability is improved. Note that the element forming the protection circuit is preferably formed using an amorphous semiconductor with excellent withstand voltage. This embodiment mode can be freely combined with the above embodiment modes.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 to 14.

(Embodiment 16)
A thin film transistor is formed by applying the present invention, and a display device can be formed using the thin film transistor. When a light-emitting element is used and an n-channel transistor is used as a transistor for driving the light-emitting element, The light emitted from the light emitting element performs any one of bottom emission, top emission, and dual emission. Here, a stacked structure of light-emitting elements corresponding to each case will be described with reference to FIGS.

In this embodiment, thin film transistors 671, 681, and 691 having a top gate type planar structure (also referred to as a planar structure) to which the present invention is applied are used. In this embodiment, a silicon film having a crystalline structure is used as the semiconductor layer, and an n-type semiconductor layer is used as the one-conductivity-type semiconductor layer. Instead of forming the n-type semiconductor layer, the semiconductor layer may be provided with a conductivity type by performing plasma treatment with a PH 3 gas. The semiconductor layer is not limited to this embodiment mode, and an impurity region having one conductivity type may be formed by introducing (adding) an impurity into the crystalline semiconductor layer without forming the one conductivity type semiconductor layer.

  First, the case where radiation is emitted to the substrate 680 side, that is, the case where bottom emission is performed will be described with reference to FIG. In this case, the first electrode layer 684, the electroluminescent layer 685, and the second electrode layer 686 are in contact with the wiring layer 682 connected to the source electrode layer or the drain electrode layer so as to be electrically connected to the thin film transistor 681. Laminated sequentially. The substrate 680 through which light is transmitted needs to have a light-transmitting property. Next, the case where radiation is performed on the side opposite to the substrate 690, that is, the case where top surface radiation is performed will be described with reference to FIG. The thin film transistor 691 can be formed in a manner similar to that of the thin film transistor described above.

  A wiring layer 692 connected to a source electrode layer or a drain electrode layer electrically connected to the thin film transistor 691 is in contact with and electrically connected to the first electrode layer 693. A first electrode layer 693, an electroluminescent layer 694, and a second electrode layer 695 are stacked in this order. The wiring layer 692 is a reflective metal layer, and reflects light emitted from the light emitting element to the upper surface of the arrow. Since the wiring layer 692 is stacked with the first electrode layer 693, even if light is transmitted using the light-transmitting material for the first electrode layer 693, the light is transmitted to the first electrode layer 693. Reflected at layer 693 and radiates away from substrate 690. Of course, the first electrode layer may be formed using a reflective metal film. Since light emitted from the light-emitting element is emitted through the second electrode layer 695, the second electrode layer 695 is formed using a light-transmitting material at least in the visible region. Finally, a case where light is emitted to the substrate 670 side and the opposite side, that is, a case where dual emission is performed will be described with reference to FIG. The thin film transistor 671 is also a thin film transistor having a top gate planar structure, and can be formed in a manner similar to that of the thin film transistor 681. A first electrode layer 672 is electrically connected to a wiring layer 675 connected to a source electrode layer or a drain electrode layer electrically connected to a semiconductor layer of the thin film transistor 671. A first electrode layer 672, an electroluminescent layer 673, and a second electrode layer 674 are sequentially stacked. At this time, when both the first electrode layer 672 and the second electrode layer 674 are formed with a light-transmitting material or a thickness capable of transmitting light at least in the visible region, dual emission is realized. In this case, the insulating layer through which light is transmitted and the substrate 670 also need to have a light-transmitting property.

  A mode of a light-emitting element which can be applied to this embodiment mode is shown in FIG. The light-emitting element has a structure in which an electroluminescent layer 860 is sandwiched between a first electrode layer 870 and a second electrode layer 850. It is necessary to select materials for the first electrode layer and the second electrode layer in consideration of the work function, and the first electrode layer and the second electrode layer are both anodes or cathodes depending on the pixel configuration. sell. In this embodiment mode, since the polarity of the driving TFT is an N-channel type, it is preferable that the first electrode layer be a cathode and the second electrode layer be an anode. In the case where the polarity of the driving TFT is a p-channel type, the first electrode layer may be an anode and the second electrode layer may be a cathode.

  45A and 45B show the case where the first electrode layer 870 is an anode and the second electrode layer 850 is a cathode, and the electroluminescent layer 860 is formed from the first electrode layer 870 side. HIL (hole injection layer) and HTL (hole transport layer) 804, EML (light emitting layer) 803, ETL (electron transport layer) and EIL (electron injection layer) 802, and second electrode layer 850 are stacked in this order. preferable. FIG. 45A illustrates a structure in which light is emitted from the first electrode layer 870. The first electrode layer 870 includes an electrode layer 805 made of a light-transmitting oxide conductive material, The electrode layer includes an electrode layer 801 containing an alkali metal or alkaline earth metal such as LiF or MgAg and an electrode layer 800 formed of a metal material such as aluminum from the electroluminescent layer 860 side. FIG. 45B illustrates a structure in which light is emitted from the second electrode layer 850. The first electrode layer is formed using a metal such as aluminum or titanium or nitrogen at a concentration equal to or lower than the stoichiometric composition ratio with the metal. An electrode layer 807 formed of a metal material containing silicon, and a second electrode layer 806 formed of an oxide conductive material containing silicon oxide at a concentration of 1 to 15 atomic%. The second electrode layer is composed of an electrode layer 801 containing an alkali metal or alkaline earth metal such as LiF or MgAg and an electrode layer 800 formed of a metal material such as aluminum from the electroluminescent layer 860 side. However, it is possible to emit light from the second electrode layer 850 by setting each layer to a thickness of 100 nm or less so that light can be transmitted.

  45C and 45D show the case where the first electrode layer 870 is a cathode and the second electrode layer 850 is an anode, and the electroluminescent layer 860 is formed from an EIL (electron injection layer) from the cathode side. ), ETL (electron transport layer) 802, EML (light emitting layer) 803, HTL (hole transport layer) and HIL (hole injection layer) 804, and the second electrode layer 850 which is an anode are preferably stacked in this order. FIG. 45C illustrates a structure in which light is emitted from the first electrode layer 870. The first electrode layer 870 includes an electrode layer containing an alkali metal or an alkaline earth metal such as LiF or MgAg from the electroluminescent layer 860 side. 801 and an electrode layer 800 formed of a metal material such as aluminum, but each layer emits light from the first electrode layer 870 by setting the thickness to 100 nm or less so that light can be transmitted. It becomes possible to do. The second electrode layer includes, from the electroluminescent layer 860 side, a second electrode layer 806 formed of an oxide conductive material containing silicon oxide at a concentration of 1 to 15 atomic%, a metal such as aluminum or titanium, or the The electrode layer 807 is formed of a metal material containing nitrogen at a concentration equal to or lower than the stoichiometric composition ratio of metal. FIG. 45D illustrates a structure in which light is emitted from the second electrode layer 850, and the first electrode layer 870 includes an electrode layer containing an alkali metal or an alkaline earth metal such as LiF or MgAg from the electroluminescent layer 860 side. 801 and an electrode layer 800 formed of a metal material such as aluminum. The film thickness is large enough to reflect light emitted from the electroluminescent layer 860. The second electrode layer 850 includes an electrode layer 805 made of a light-transmitting oxide conductive material. The electroluminescent layer can have a single layer structure or a mixed structure in addition to the laminated structure.

  In addition, as the electroluminescent layer, materials that emit red (R), green (G), and blue (B) light are selectively formed by an evaporation method using an evaporation mask, respectively. A material that emits red (R), green (G), and blue (B) light can be formed by a droplet discharge method (such as a low-molecular or high-molecular material) in the same manner as a color filter. In this case, a mask is not used. Both are preferable because RGB can be separately applied.

In the case of a top emission type, when light-transmitting ITO or ITSO is used for the second electrode layer, BzOs—Li in which Li is added to a benzoxazole derivative (BzOs) or the like can be used. Further, for example, EML may be Alq 3 doped with a dopant corresponding to each emission color of R, G, and B (DCM in the case of R, DMQD in the case of G).

  Note that the electroluminescent layer is not limited to the above materials. For example, instead of CuPc or PEDOT, an oxide such as molybdenum oxide (MoOx: x = 2 to 3) and α-NPD or rubrene can be co-evaporated to improve the hole injection property. The material of the electroluminescent layer can be used as an organic material (including a low molecule or a polymer), or a composite material of an organic material and an inorganic material. Hereinafter, materials for forming the light emitting element will be described in detail.

Among the charge injecting and transporting materials, materials having a particularly high electron transporting property include, for example, tris (8-quinolinolato) aluminum (abbreviation: Alq 3 ), tris (5-methyl-8-quinolinolato) aluminum (abbreviation: Almq 3 ), Bis (10-hydroxybenzo [h] -quinolinato) beryllium (abbreviation: BeBq 2 ), bis (2-methyl-8-quinolinolato) -4-phenylphenolato-aluminum (abbreviation: BAlq), quinoline skeleton or benzoquinoline Examples thereof include metal complexes having a skeleton. As a substance having a high hole-transport property, for example, 4,4′-bis [N- (1-naphthyl) -N-phenyl-amino] -biphenyl (abbreviation: α-NPD), 4,4′-bis [ N- (3-methylphenyl) -N-phenyl-amino] -biphenyl (abbreviation: TPD) or 4,4 ′, 4 ″ -tris (N, N-diphenyl-amino) -triphenylamine (abbreviation: TDATA) ), 4,4 ′, 4 ″ -tris [N- (3-methylphenyl) -N-phenyl-amino] -triphenylamine (abbreviation: MTDATA) (ie, benzene ring-nitrogen) And a compound having a bond of

Among the charge injecting and transporting materials, materials having particularly high electron injecting properties include alkali metals or alkaline earths such as lithium fluoride (LiF), cesium fluoride (CsF), calcium fluoride (CaF 2 ) and the like. Metal compounds can be mentioned. In addition, a mixture of a substance having a high electron transport property such as Alq 3 and an alkaline earth metal such as magnesium (Mg) may be used.

Among the charge injecting and transporting materials, examples of the material having a high hole injecting property include molybdenum oxide (MoOx), vanadium oxide (VOx), ruthenium oxide (RuOx), tungsten oxide (WOx), and manganese oxide. Examples thereof include metal oxides such as (MnOx). In addition, phthalocyanine compounds such as phthalocyanine (abbreviation: H 2 Pc) and copper phthalocyanine (CuPc) can be given.

  The light emitting layer may be configured to perform color display by forming light emitting layers having different emission wavelength bands for each pixel. Typically, a light emitting layer corresponding to each color of R (red), G (green), and B (blue) is formed. In this case as well, it is possible to improve color purity and prevent mirror reflection (reflection) of the pixel portion by providing a filter that transmits light in the emission wavelength band on the light emission side of the pixel. Can do. By providing the filter, it is possible to omit a circularly polarized plate that has been conventionally required, and it is possible to eliminate the loss of light emitted from the light emitting layer. Furthermore, a change in color tone that occurs when the pixel portion (display screen) is viewed obliquely can be reduced.

There are various kinds of light emitting materials. As the low-molecular organic light-emitting material, 4-dicyanomethylene-2-methyl-6- [2- (1,1,7,7-tetramethyl-9-julolidyl) ethenyl] -4H-pyran (abbreviation: DCJT), 4 -Dicyanomethylene-2-t-butyl-6- [2- (1,1,7,7-tetramethyljulolidin-9-yl) ethenyl] -4H-pyran (abbreviation: DCJTB), perifrantene, 2,5 -Dicyano-1,4-bis [2- (10-methoxy-1,1,7,7-tetramethyljulolidin-9-yl) ethenyl] benzene, N, N'-dimethylquinacridone (abbreviation: DMQd), Coumarin 6, Coumarin 545T, Tris (8-quinolinolato) aluminum (abbreviation: Alq 3 ), 9,9′-bianthryl, 9,10-diphenylanthracene (abbreviation: DPA) and 9,10-bis (2-naphthyl) anthrace (Abbreviation: DNA) or the like can be used. Other substances may also be used.

  On the other hand, the high molecular organic light emitting material has higher physical strength than the low molecular weight material, and the durability of the device is high. In addition, since the film can be formed by coating, the device can be manufactured relatively easily. The structure of the light emitting element using the high molecular weight organic light emitting material is basically the same as that when the low molecular weight organic light emitting material is used, and is cathode / organic light emitting layer / anode. However, when forming a light emitting layer using a high molecular weight organic light emitting material, it is difficult to form a laminated structure as in the case of using a low molecular weight organic light emitting material. . Specifically, the structure is cathode / light-emitting layer / hole transport layer / anode.

  Since the light emission color is determined by the material for forming the light emitting layer, a light emitting element exhibiting desired light emission can be formed by selecting these materials. Examples of the polymer electroluminescent material that can be used for forming the light emitting layer include polyparaphenylene vinylene, polyparaphenylene, polythiophene, and polyfluorene.

  The polyparaphenylene vinylene system includes derivatives of poly (paraphenylene vinylene) [PPV], poly (2,5-dialkoxy-1,4-phenylene vinylene) [RO-PPV], poly (2- (2′- Ethyl-hexoxy) -5-methoxy-1,4-phenylenevinylene) [MEH-PPV], poly (2- (dialkoxyphenyl) -1,4-phenylenevinylene) [ROPh-PPV] and the like. The polyparaphenylene series includes derivatives of polyparaphenylene [PPP], poly (2,5-dialkoxy-1,4-phenylene) [RO-PPP], poly (2,5-dihexoxy-1,4-phenylene). ) And the like. The polythiophene series includes polythiophene [PT] derivatives, poly (3-alkylthiophene) [PAT], poly (3-hexylthiophene) [PHT], poly (3-cyclohexylthiophene) [PCHT], poly (3-cyclohexyl). -4-methylthiophene) [PCHMT], poly (3,4-dicyclohexylthiophene) [PDCHT], poly [3- (4-octylphenyl) -thiophene] [POPT], poly [3- (4-octylphenyl) -2,2 bithiophene] [PTOPT] and the like. Examples of the polyfluorene series include polyfluorene [PF] derivatives, poly (9,9-dialkylfluorene) [PDAF], poly (9,9-dioctylfluorene) [PDOF], and the like.

  Note that when a hole-transporting polymer-based organic light-emitting material is sandwiched between an anode and a light-emitting polymer-based organic light-emitting material, hole injection properties from the anode can be improved. In general, an acceptor material dissolved in water is applied by spin coating or the like. In addition, since it is insoluble in an organic solvent, it can be stacked with the above-described light-emitting organic light-emitting material. Examples of the hole-transporting polymer organic light emitting material include a mixture of PEDOT and camphor sulfonic acid (CSA) as an acceptor material, a mixture of polyaniline [PANI] and polystyrene sulfonic acid [PSS] as an acceptor material, and the like. .

  The light emitting layer can be configured to emit monochromatic or white light. In the case of using a white light emitting material, color display can be made possible by providing a filter (colored layer) that transmits light of a specific wavelength on the light emission side of the pixel.

To form a light emitting layer that emits white light, for example, Alq 3, Alq 3, Alq 3 doped with Nile Red which is partly red light emitting pigment, p-EtTAZ, by TPD (aromatic diamine) evaporation A white color can be obtained by sequentially laminating. In the case where the EL is formed by a coating method using spin coating, it is preferable that baking is performed by vacuum heating after coating. For example, a poly (ethylenedioxythiophene) / poly (styrenesulfonic acid) aqueous solution (PEDOT / PSS) that acts as a hole injection layer is applied and baked on the entire surface, and then a luminescent center dye (1, 1,4,4-tetraphenyl-1,3-butadiene (TPB), 4-dicyanomethylene-2-methyl-6- (p-dimethylamino-styryl) -4H-pyran (DCM1), Nile Red, Coumarin 6 Etc.) A doped polyvinyl carbazole (PVK) solution may be applied to the entire surface and fired.

  The light emitting layer can also be formed as a single layer, and an electron transporting 1,3,4-oxadiazole derivative (PBD) may be dispersed in hole transporting polyvinyl carbazole (PVK). Further, white light emission can be obtained by dispersing 30 wt% PBD as an electron transporting agent and dispersing an appropriate amount of four kinds of dyes (TPB, coumarin 6, DCM1, Nile red). In addition to the light-emitting element that can emit white light as shown here, a light-emitting element that can obtain red light emission, green light emission, or blue light emission can be manufactured by appropriately selecting the material of the light-emitting layer.

  Furthermore, a triplet excitation material containing a metal complex or the like may be used for the light emitting layer in addition to a singlet excitation light emitting material. For example, among red light emitting pixels, green light emitting pixels, and blue light emitting pixels, a red light emitting pixel having a relatively short luminance half time is formed of a triplet excitation light emitting material, and the other A singlet excited light emitting material is used. The triplet excited luminescent material has a feature that the light emission efficiency is good, so that less power is required to obtain the same luminance. That is, when applied to a red pixel, the amount of current flowing through the light emitting element can be reduced, so that reliability can be improved. As a reduction in power consumption, a red light-emitting pixel and a green light-emitting pixel may be formed using a triplet excitation light-emitting material, and a blue light-emitting pixel may be formed using a singlet excitation light-emitting material. By forming a green light-emitting element having high human visibility with a triplet excited light-emitting material, power consumption can be further reduced.

  Examples of triplet excited luminescent materials include those using a metal complex as a dopant, and metal complexes having a third transition series element platinum as the central metal and metal complexes having iridium as the central metal are known. Yes. The triplet excited light-emitting material is not limited to these compounds, and a compound having the above structure and having an element belonging to group 8 to 10 in the periodic table as a central metal can also be used.

  The substances forming the light-emitting layer listed above are examples, and functionalities such as a hole injection transport layer, a hole transport layer, an electron injection transport layer, an electron transport layer, a light emission layer, an electron block layer, and a hole block layer are included. A light emitting element can be formed by appropriately stacking each layer. Moreover, you may form the mixed layer or mixed junction which combined these each layer. The layer structure of the light-emitting layer can be changed, and instead of having a specific electron injection region or light-emitting region, an electrode layer for this purpose is provided, or a light-emitting material is dispersed. Modifications can be made without departing from the spirit of the present invention.

  A light-emitting element formed using the above materials emits light by being forward-biased. A pixel of a display device formed using a light-emitting element can be driven by a simple matrix method or an active matrix method as described in Embodiment 2. In any case, each pixel emits light by applying a forward bias at a specific timing, but is in a non-light emitting state for a certain period. By applying a reverse bias during this non-light emitting time, the reliability of the light emitting element can be improved. The light emitting element has a degradation mode in which the light emission intensity decreases under a constant driving condition and a degradation mode in which the non-light emitting area is enlarged in the pixel and the luminance is apparently decreased. However, alternating current that applies a bias in the forward and reverse directions. By performing a typical drive, the progress of deterioration can be slowed and the reliability of the light emitting device can be improved. Further, either digital driving or analog driving can be applied.

  Therefore, although not shown in FIG. 46, a color filter (colored layer) may be formed over a sealing substrate facing the substrate having elements. The color filter (colored layer) can be selectively formed by a droplet discharge method. When a color filter (colored layer) is used, high-definition display can be performed. This is because the color filter (colored layer) can correct a broad peak to be sharp in the emission spectrum of each RGB.

  As described above, the case where a material that emits light of each RGB is formed has been described. However, full color display can be performed by forming a material that emits light of a single color and combining a color filter and a color conversion layer. The color filter (colored layer) and the color conversion layer may be formed on, for example, a sealing substrate and attached to the substrate. In addition, as described above, any of the material that emits monochromatic light, the color filter (colored layer), and the color conversion layer can be formed by a droplet discharge method.

  Of course, monochromatic light emission may be displayed. For example, an area color type display device may be formed using monochromatic light emission. As the area color type, a passive matrix type display unit is suitable, and characters and symbols can be mainly displayed.

In the above configuration, a material having a low work function can be used as the cathode, and for example, Ca, Al, CaF 2 , MgAg, AlLi, or the like is desirable. The electroluminescent layer may be any of a single layer type, a laminated type, and a mixed type having no layer interface. It is also formed from singlet materials, triplet materials, or a combination of these materials, charge injection transport materials including organic compounds or inorganic compounds, and light-emitting materials. An organic compound having a molecule number of 20 or less, or a chained molecule length of 10 μm or less), including one or more layers selected from macromolecular organic compounds, and having an electron injecting and transporting property Alternatively, it may be combined with a hole injection / transport inorganic compound. The first electrode layer 684, the second electrode layer 695, the first electrode layer 672, and the second electrode layer 674 are formed using a transparent conductive film that transmits light. For example, indium oxide in addition to ITO and ITSO A transparent conductive film in which 2 to 20 atomic% of zinc oxide (ZnO) is mixed is used. Note that before the first electrode layer 684, the first electrode layer 693, and the first electrode layer 672 are formed, plasma treatment in an oxygen atmosphere or heat treatment in a vacuum atmosphere may be performed. A partition wall (also referred to as a bank) is formed using a material containing silicon, an organic material, and a compound material. A porous film may be used. However, it is preferable to use a photosensitive or non-photosensitive material such as acrylic or polyimide because the side surface has a shape in which the radius of curvature continuously changes and the upper thin film is formed without being cut off. This embodiment mode can be used in combination with each of Embodiment Modes 1 to 17.

(Embodiment 17)
A structure of a pixel of the display panel described in this embodiment will be described with reference to an equivalent circuit diagram illustrated in FIG. In this embodiment, an example in which a light-emitting element (EL element) is used as a display element of a pixel is described.

  In the pixel shown in FIG. 30A, a signal line 710, a power supply line 711, a power supply line 712, a power supply line 713 are arranged in the column direction, and a scanning line 714 is arranged in the row direction. The TFT 701 is a switching TFT, the TFT 703 is a driving TFT, the TFT 704 is a current control TFT, and further includes a capacitor 702 and a light emitting element 705.

  The pixel shown in FIG. 30C is different from the pixel shown in FIG. 30A except that the gate electrode of the TFT 703 is connected to the power supply line 715 arranged in the row direction. is there. That is, both pixels shown in FIGS. 30A and 30C show the same equivalent circuit diagram. However, when the power supply line 712 is arranged in the row direction (FIG. 30A) and in the case where the power supply line 715 is arranged in the column direction (FIG. 30C), each power supply line has a different layer conductivity. Formed with body layers. Here, attention is paid to the wiring to which the gate electrode of the TFT 703 is connected, and FIGS. 30A and 30C are shown separately to show that the layers for producing these are different.

30A and 30C, the TFT 703 and the TFT 704 are connected in series in the pixel, and the channel length L 3 and channel width W 3 of the TFT 703 and the channel length L 4 and channel width of the TFT 704 are obtained. W 4 may be set to satisfy L 3 / W 3 : L 4 / W 4 = 5 to 6000: 1. As an example when 6000: 1 is satisfied, there is a case where L 3 is 500 μm, W 3 is 3 μm, L 4 is 3 μm, and W 4 is 100 μm. Further, when the present invention is used, since fine processing can be performed, such a fine wiring with a short channel width can be stably formed without causing a defect such as a short circuit. Therefore, a TFT having electric characteristics necessary for sufficiently functioning the pixel as shown in FIGS. 30A and 30C can be formed, and a highly reliable display panel with excellent display capability can be manufactured. .

Note that the TFT 703 operates in a saturation region and has a role of controlling a current value flowing through the light emitting element 705, and the TFT 704 has a role of operating in a linear region and controls supply of current to the light emitting element 705. Both TFTs preferably have the same conductivity type in terms of manufacturing process. The TFT 703 may be a depletion type TFT as well as an enhancement type. In the present invention having the above structure, since the TFT 704 operates in a linear region, a slight change in V GS of the TFT 704 does not affect the current value of the light emitting element 705. That is, the current value of the light emitting element 705 is determined by the TFT 703 operating in the saturation region. The present invention having the above structure can provide a display device in which luminance unevenness of a light emitting element due to variation in TFT characteristics is improved and image quality is improved.

  30A to 30D, a TFT 701 controls input of a video signal to the pixel. When the TFT 701 is turned on and a video signal is input into the pixel, the capacitor 702 The video signal is held in Note that FIGS. 30A and 30C illustrate a structure in which the capacitor 702 is provided; however, the present invention is not limited to this, and the capacity for holding a video signal can be covered by a gate capacity or the like. The capacitor 702 is not necessarily provided explicitly.

  The light-emitting element 705 has a structure in which an electroluminescent layer is sandwiched between two electrodes, and a potential difference is generated between the pixel electrode and the counter electrode (between the anode and the cathode) so that a forward bias voltage is applied. Is provided. The electroluminescent layer is composed of a wide variety of materials such as organic materials and inorganic materials. The luminescence in the electroluminescent layer includes light emission (fluorescence) when returning from a singlet excited state to a ground state, and a triplet excited state. And light emission (phosphorescence) when returning to the ground state.

  The pixel shown in FIG. 30B has the same pixel structure as that shown in FIG. 30A except that a TFT 706 and a scanning line 716 are added. Similarly, the pixel illustrated in FIG. 30D has the same pixel structure as that illustrated in FIG. 30C except that a TFT 706 and a scanning line 716 are added.

  The TFT 706 is controlled to be turned on or off by a newly arranged scanning line 716. When the TFT 706 is turned on, the charge held in the capacitor 702 is discharged, and the TFT 706 is turned off. That is, the arrangement of the TFT 706 can forcibly create a state in which no current flows through the light emitting element 705. Therefore, the configurations in FIGS. 30B and 30D can improve the duty ratio because the lighting period can be started simultaneously with or immediately after the start of the writing period without waiting for signal writing to all the pixels. It becomes possible.

  In the pixel shown in FIG. 30E, a signal line 750, a power supply line 751, a power supply line 752, and a scanning line 753 are arranged in the column direction. Further, the TFT 741 is a switching TFT, the TFT 743 is a driving TFT, and further includes a capacitor element 742 and a light emitting element 744. The pixel illustrated in FIG. 30F has the same pixel structure as that illustrated in FIG. 30E except that a TFT 745 and a scanning line 754 are added. Note that the duty ratio of the structure in FIG. 30F can also be improved by the arrangement of the TFTs 745.

    As described above, when the present invention is used, a pattern such as a wiring can be accurately and stably formed without causing defective formation, so that high electrical characteristics and reliability can be imparted to the TFT. Therefore, it can sufficiently cope with applied technology for improving the display capability of the pixel in accordance with the purpose of use.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 to 16.

(Embodiment 18)
This embodiment will be described with reference to FIGS. FIG. 35 shows an example in which an EL display module is formed using a TFT substrate 2800 manufactured by applying the present invention. In FIG. 35, a pixel portion including pixels is formed on a TFT substrate 2800.

  In FIG. 35, the same TFT as the one formed in the pixel or the gate of the TFT and one of the source and the drain is connected between the driving circuit and the pixel outside the pixel portion. The protection circuit portion 2801 operated in the above is provided. As the driver circuit 2809, a driver IC formed of a single crystal semiconductor, a stick driver IC formed of a polycrystalline semiconductor film over a glass substrate, a driver circuit formed of SAS, or the like is applied.

  The TFT substrate 2800 is fixed to the sealing substrate 2820 through spacers 2806a and 2806b formed by a droplet discharge method. The spacer is preferably provided to keep the distance between the two substrates constant even when the substrate is thin and the area of the pixel portion is increased. A space between the TFT substrate 2800 and the sealing substrate 2820 on the light-emitting element 2804 and the light-emitting element 2805 connected to the TFT 2802 and the TFT 2803, respectively, may be solidified by filling a light-transmitting resin material. Then, it may be filled with dehydrated nitrogen or inert gas.

  FIG. 35 shows a case where the light-emitting element 2804, the light-emitting element 2805, and the light-emitting element 2815 have a top emission type (top emission type) configuration, in which light is emitted in the direction of the arrow shown in the drawing. Each pixel can perform multicolor display by changing the emission color of the pixels to red, green, and blue. At this time, by forming the colored layer 2807a, the colored layer 2807b, and the colored layer 2807c corresponding to each color on the sealing substrate 2820 side, the color purity of the emitted light can be increased. Alternatively, the pixel may be combined with a colored layer 2807a, a colored layer 2807b, or a colored layer 2807c as a white light emitting element.

  A driver circuit 2809 which is an external circuit is connected to a scanning line or a signal line connection terminal provided at one end of the external circuit board 2811 through a wiring board 2810. Further, a heat pipe 2813 and a heat radiating plate 2812 may be provided in contact with or in proximity to the TFT substrate 2800 to enhance the heat radiation effect.

  Although the top emission EL module is shown in FIG. 35, a bottom emission structure, of course, a dual emission structure in which light is emitted from both the upper surface and the lower surface may be changed by changing the configuration of the light emitting element and the arrangement of the external circuit board. In the case of a top emission type structure, an insulating layer serving as a partition wall may be colored and used as a black matrix. The partition walls can be formed by a droplet discharge method, and may be formed by mixing a resin material such as polyimide with a pigment-based black resin, carbon black, or the like, or may be a laminate thereof.

  In addition, as shown in FIG. 36, the EL display module may be configured to block reflected light of light incident from the outside using a phase difference plate or a polarizing plate. FIG. 36 shows a top emission type structure in which an insulating layer 3605 serving as a partition is colored and used as a black matrix. This partition wall can be formed by a droplet discharge method, and carbon black or the like may be mixed with a resin material such as polyimide, or may be a laminate thereof. A different material may be discharged to the same region a plurality of times by a droplet discharge method to form a partition wall. In the present embodiment, a pigment-based black resin is used. A λ / 4 plate or a λ / 2 plate may be used as the phase difference plate 3603 and the phase difference plate 3604 so that light can be controlled. As a structure, a TFT substrate 2800, a light emitting element 2804, a sealing substrate (sealing material) 2820, a retardation plate 3603, a retardation plate 3604 (λ / 4 plate, λ / 2 plate), and a polarizing plate 3602 are sequentially formed. The light emitted from the element passes through them and is emitted to the outside from the polarizing plate side. The retardation plate and the polarizing plate may be installed on the side from which light is emitted, and may be installed on both sides as long as the display is a double-sided emission type that emits light on both sides. Further, an antireflection film 3601 may be provided outside the polarizing plate. This makes it possible to display a higher-definition and precise image.

  In the TFT substrate 2800, a sealing structure may be formed by attaching a resin film to the side where the pixel portion is formed using a sealing material or an adhesive resin. Although glass sealing using a glass substrate is described in this embodiment mode, various sealing methods such as resin sealing using a resin, plastic sealing using a plastic, and film sealing using a film can be used. A gas barrier film for preventing the permeation of water vapor may be provided on the surface of the resin film. By adopting a film sealing structure, further reduction in thickness and weight can be achieved.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 to 17.

(Embodiment 19)
This embodiment will be described with reference to FIGS. 42 and 44 show an example in which a liquid crystal display module is formed using a TFT substrate 2600 manufactured by applying the present invention.

FIG. 42 shows an example of a liquid crystal display module. A TFT substrate 2600 and a counter substrate 2601 are fixed to each other with a sealant 2602, and a pixel portion 2603 and a liquid crystal layer 2604 are provided therebetween to form a display region. The colored layer 2605 is necessary for color display. In the case of the RGB method, a colored layer corresponding to each color of red, green, and blue is provided corresponding to each pixel. Polarizing plates 2606 and 2607 and a lens film 2613 are provided outside the TFT substrate 2600 and the counter substrate 2601. The light source is composed of a cold cathode tube 2610 and a reflection plate 2611. The circuit board 2612 is connected to the TFT substrate 2600 by a flexible wiring board 2609, and an external circuit such as a control circuit or a power supply circuit is incorporated. The liquid crystal display module includes TN (Twisted Nematic) mode, IPS (In-Plane-Switching) mode, MVA (Multi-domain Vertical Alignment) mode, ASM (Axial Symmetric).
An aligned micro-cell) mode, an OCB mode, or the like can be used.

    In particular, a display device manufactured according to the present invention can have higher performance by using an OCB mode capable of high-speed response. FIG. 44 shows an example in which the OCB mode is applied to the liquid crystal display module of FIG. 42, which is an FS-LCD (Field Sequential-LCD). The FS-LCD emits red light, green light, and blue light in one frame period, and can perform color display by combining images using time division. Further, since each light emission is performed by a light emitting diode or a cold cathode tube, a color filter is unnecessary. Therefore, since it is not necessary to arrange the color filters of the three primary colors, 9 times as many pixels can be displayed with the same area. On the other hand, since three colors of light are emitted in one frame period, a high-speed response of the liquid crystal is required. Since the thin film transistor included in the display device of the present invention can operate at high speed, an OCB mode can be used. Therefore, the FS mode and the OCB mode can be applied to the display device of the present invention, and a display device or a liquid crystal television device with higher performance and higher image quality can be completed. Further, as a mode corresponding to the FS mode, HV-FLC, SS-FLC, or the like using a ferroelectric liquid crystal (FLC) capable of high-speed operation can be used. In the OCB mode, nematic liquid crystal having a relatively low viscosity is used, and in HV-FLC and SS-FLC, smectic liquid crystal is used. it can.

    In addition, the high-speed optical response speed of the liquid crystal display module is increased by narrowing the cell gap of the liquid crystal display module. The speed can also be increased by reducing the viscosity of the liquid crystal material. The increase in speed is more effective when the pixel in the pixel region of the TN mode liquid crystal display module or the dot pitch is 30 μm or less.

    The liquid crystal display module of FIG. 44 is a transmissive liquid crystal display module, and a red light source 2910a, a green light source 2910b, and a blue light source 2910c are provided as light sources. A control unit 2912 is installed to control on / off of the red light source 2910a, the green light source 2910b, and the blue light source 2910c. The light emission of each color is controlled by the control unit 2912, light enters the liquid crystal, an image is synthesized using time division, and color display is performed.

    As described above, when the present invention is used, a highly delicate and highly reliable liquid crystal display module can be manufactured.

    This embodiment mode can be used in combination with each of Embodiment Modes 1 to 17.

(Embodiment 20)
A television device can be completed using the display module (also referred to as a display panel) manufactured according to the above embodiment mode. In the display panel, only a pixel portion is formed as shown in FIG. 33A, and a scanning line side driver circuit and a signal line side driver circuit are mounted by a TAB method as shown in FIG. 34, when mounted by the COG method as shown in FIG. 34A, and when the TFT is formed by SAS as shown in FIG. 33B, the pixel portion and the scanning line side driver circuit are integrated on the substrate. In some cases, the signal line side driver circuit is formed as a separate driver IC, and the pixel portion, the signal line side driver circuit, and the scanning line side driver circuit are integrally formed over the substrate as shown in FIG. However, any form is acceptable.

  As other external circuit configurations, on the video signal input side, among the signals received by the tuner, the video signal amplification circuit that amplifies the video signal, and the signal output from it corresponds to each color of red, green, and blue And a control circuit for converting the video signal into the input specification of the driver IC. The control circuit outputs signals to the scanning line side and the signal line side, respectively. In the case of digital driving, a signal dividing circuit may be provided on the signal line side and an input digital signal may be divided into m pieces and supplied.

  Of the signals received by the tuner, the audio signal is sent to the audio signal amplifier circuit, and the output is supplied to the speaker via the audio signal processing circuit. The control circuit receives control information of the receiving station (reception frequency) and volume from the input unit, and sends a signal to the tuner and the audio signal processing circuit.

  These liquid crystal display modules and EL display modules can be assembled in a housing as shown in FIGS. 37A and 37B to complete a television device. When an EL display module as shown in FIGS. 35 and 36 is used, an EL television device can be obtained. When a liquid crystal display module as shown in FIGS. 42 and 44 is used, a liquid crystal television device can be completed. A main screen 2003 is formed by the display module, and a speaker portion 2009, operation switches, and the like are provided as other accessory equipment. Thus, a television device can be completed according to the present invention.

  A display panel 2002 is incorporated in a housing 2001, and general television broadcasting is received by a receiver 2005, and connected to a wired or wireless communication network via a modem 2004 (one direction (from a sender to a receiver)). ) Or bi-directional (between the sender and the receiver, or between the receivers). The television device can be operated by a switch incorporated in the housing or a separate remote control device 2006, and the remote control device 2006 also includes a display unit 2007 for displaying information to be output. good.

  In addition, the television device may have a configuration in which a sub screen 2008 is formed using the second display panel in addition to the main screen 2003 to display channels, volume, and the like. In this configuration, the main screen 2003 may be formed using an EL display panel with an excellent viewing angle, and the sub screen may be formed using a liquid crystal display panel that can display with low power consumption. In order to prioritize the reduction in power consumption, the main screen 2003 may be formed using a liquid crystal display panel, the sub screen may be formed using an EL display panel, and the sub screen may blink. When the present invention is used, a highly reliable display device can be obtained even when such a large substrate is used and a large number of TFTs and electronic components are used.

  FIG. 37B illustrates a television device having a large display portion of 20 to 80 inches, for example, which includes a housing 2010, a display portion 2011, a remote control device 2012 as an operation portion, a speaker portion 2013, and the like. The present invention is applied to manufacture of the display portion 2011. The television set in FIG. 37B is a wall-hanging type and does not require a large installation space.

  Of course, the present invention is not limited to a television device, but can be applied to various uses such as a monitor for a personal computer, an information display board in a railway station or airport, an advertisement display board in a street, etc. can do.

(Embodiment 21)
Various display devices can be manufactured by applying the present invention. That is, the present invention can be applied to various electronic devices in which these display devices are incorporated in a display portion.

  Such electronic devices include cameras such as video cameras and digital cameras, projectors, head mounted displays (goggles type displays), car navigation systems, car stereos, personal computers, game machines, personal digital assistants (mobile computers, mobile phones or An electronic book), and an image reproducing apparatus (specifically, an apparatus having a display capable of reproducing a recording medium such as a digital versatile disc (DVD) and displaying the image). Examples thereof are shown in FIG.

  FIG. 32A illustrates a personal computer, which includes a main body 2101, a housing 2102, a display portion 2103, a keyboard 2104, an external connection port 2105, a pointing mouse 2106, and the like. The present invention is applied to manufacturing the display portion 2103. When the present invention is used, a highly reliable high-quality image can be displayed even if the size is reduced and wiring and the like are refined.

  FIG. 32B shows an image reproducing device (specifically, a DVD reproducing device) provided with a recording medium, which includes a main body 2201, a housing 2202, a display portion A 2203, a display portion B 2204, and a recording medium (DVD etc.) reading portion 2205. , An operation key 2206, a speaker portion 2207, and the like. The display portion A 2203 mainly displays image information, and the display portion B 2204 mainly displays character information. The present invention is applied to manufacturing the display portion A 2203 and the display portion A 2204. When the present invention is used, a highly reliable high-quality image can be displayed even if the size is reduced and wiring and the like are refined.

  FIG. 32C illustrates a mobile phone, which includes a main body 2301, an audio output portion 2302, an audio input portion 2303, a display portion 2304, operation switches 2305, an antenna 2306, and the like. By applying the display device manufactured according to the present invention to the display portion 2304, a highly reliable and high-quality image can be displayed even in a mobile phone that is downsized and wiring and the like are precise.

  FIG. 32D shows a video camera, which includes a main body 2401, a display portion 2402, a housing 2403, an external connection port 2404, a remote control receiving portion 2405, an image receiving portion 2406, a battery 2407, an audio input portion 2408, operation keys 2409, and the like. . The present invention can be applied to the display portion 2402. By applying the display device manufactured according to the present invention to the display portion 2304, a highly reliable and high-quality image can be displayed even with a video camera that is downsized and wiring and the like are precise. This embodiment mode can be freely combined with the above embodiment modes.

6A and 6B illustrate a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. The figure which shows the protection circuit to which this invention is applied. 1A and 1B illustrate a structure of a laser beam direct drawing apparatus that can be applied to the present invention. 4A and 4B illustrate a liquid crystal dropping method that can be applied to the present invention. FIG. 10 is a circuit diagram illustrating a structure of a pixel which can be applied to the display device of the present invention. 2A and 2B illustrate a structure of a droplet discharge device that can be applied to the present invention. FIG. 11 illustrates an electronic device to which the present invention is applied. The top view of the display apparatus of this invention. The top view of the display apparatus of this invention. FIG. 6 illustrates a structure of a display module of the present invention. FIG. 6 illustrates a structure of a display module of the present invention. FIG. 11 illustrates an electronic device to which the present invention is applied. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 4A to 4D illustrate a method for manufacturing a display device of the present invention. 3A and 3B illustrate a display device of the present invention. 4A and 4B illustrate a thin film transistor of the present invention. FIG. 6 illustrates a structure of a display module of the present invention. 6A and 6B illustrate a display device of the present invention. FIG. 6 illustrates a structure of a display module of the present invention. 3A and 3B each illustrate a structure of a light-emitting element that can be applied to the present invention. 6A and 6B illustrate a display device of the present invention. 6A and 6B illustrate a display device of the present invention. 6A and 6B illustrate a display device of the present invention.

Claims (10)

  1. Forming an amorphous semiconductor layer on the insulating surface;
    Adding and heating a metal element to the amorphous semiconductor layer, crystallizing the amorphous semiconductor layer, forming a crystalline semiconductor layer;
    Forming a semiconductor layer having one conductivity type in contact with the crystalline semiconductor layer;
    Heating the crystalline semiconductor layer and the semiconductor layer having one conductivity type;
    Processing the semiconductor layer having the one conductivity type to form a source region and a drain region;
    A source electrode layer and a drain electrode layer are selectively formed by discharging a composition containing a conductive material in contact with the source region and the drain region,
    Forming a gate insulating layer on the crystalline semiconductor layer, the source electrode layer, and the drain electrode layer;
    A method for manufacturing a display device, comprising forming a gate electrode layer over the gate insulating layer.
  2. Forming an amorphous semiconductor layer on the insulating surface;
    Adding and heating a metal element to the amorphous semiconductor layer, crystallizing the amorphous semiconductor layer, forming a crystalline semiconductor layer;
    Forming a channel protective layer on the crystalline semiconductor layer;
    Forming a semiconductor layer having one conductivity type on the crystalline semiconductor layer and the channel protective layer;
    Heating the crystalline semiconductor layer and the semiconductor layer having one conductivity type;
    Processing the semiconductor layer having the one conductivity type to form a source region and a drain region;
    A source electrode layer and a drain electrode layer are selectively formed by discharging a composition containing a conductive material in contact with the source region and the drain region,
    Forming a gate insulating layer on the crystalline semiconductor layer, the channel protective layer, the source electrode layer, and the drain electrode layer;
    A method for manufacturing a display device, comprising forming a gate electrode layer over the gate insulating layer.
  3. Forming a first semiconductor layer on the insulating surface;
    Adding a metal element to the first semiconductor layer and heating;
    Forming a second semiconductor layer having a first impurity element in contact with the first semiconductor layer;
    Heating the first semiconductor layer and the second semiconductor layer having the first impurity element;
    Removing the second semiconductor layer having the first impurity element;
    Adding a second impurity element to the first semiconductor layer to form a source region and a drain region;
    A source electrode layer and a drain electrode layer are selectively formed by discharging a composition containing a conductive material in contact with the source region and the drain region,
    Forming a gate insulating layer on the crystalline semiconductor layer, the source electrode layer, and the drain electrode layer;
    A method for manufacturing a display device, comprising forming a gate electrode layer over the gate insulating layer.
  4. Forming a first semiconductor layer on the insulating surface;
    Adding a metal element to the first semiconductor layer and heating;
    Forming a second semiconductor layer having a first impurity element in contact with the first semiconductor layer;
    Heating the first semiconductor layer and the second semiconductor layer having the first impurity element;
    Removing the second semiconductor layer having the first impurity element;
    Forming a channel protective layer on the channel formation region of the first semiconductor layer;
    Adding a second impurity element to the first semiconductor layer to form a source region and a drain region;
    A source electrode layer and a drain electrode layer are selectively formed by discharging a composition containing a conductive material in contact with the source region and the drain region,
    Forming a gate insulating layer on the crystalline semiconductor layer, the channel protective layer, the source electrode layer, and the drain electrode layer;
    A method for manufacturing a display device, comprising forming a gate electrode layer over the gate insulating layer.
  5.     5. The method for manufacturing a display device according to claim 3, wherein a semiconductor layer having one or more selected from He, Ne, Ar, Kr, and Xe as the first impurity element is formed. .
  6.     6. The method for manufacturing a display device according to claim 3, wherein one or more selected from phosphorus, nitrogen, arsenic, antimony, and bismuth are added as the second impurity element.
  7.     7. The method for manufacturing a display device according to claim 1, wherein the gate electrode layer is selectively formed by discharging a composition containing a conductive material.
  8. In any one of Claims 1 thru | or 7,
    Forming an opening reaching the source electrode layer or the drain electrode layer in the gate insulating layer;
    A manufacturing method of a display device, wherein a pixel electrode layer is formed in the opening in contact with the source electrode layer or the drain electrode layer.
  9. In any one of Claims 1 thru | or 7,
    Forming an insulating layer on the gate electrode layer and the gate insulating layer;
    Forming an opening reaching the source electrode layer or the drain electrode layer in the gate insulating layer and the insulating layer;
    Forming a wiring layer in contact with the source electrode layer or the drain electrode layer in the opening;
    A manufacturing method of a display device, wherein a pixel electrode layer is formed on the insulating layer in contact with the wiring layer.
  10. The method for manufacturing a display device according to claim 9, wherein the insulating layer is selectively formed by discharging a composition containing an insulating material.



JP2005246250A 2004-08-30 2005-08-26 Method for manufacturing display device Expired - Fee Related JP5030406B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2004251036 2004-08-30
JP2004251036 2004-08-30
JP2005246250A JP5030406B2 (en) 2004-08-30 2005-08-26 Method for manufacturing display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005246250A JP5030406B2 (en) 2004-08-30 2005-08-26 Method for manufacturing display device

Publications (3)

Publication Number Publication Date
JP2006100807A5 JP2006100807A5 (en) 2006-04-13
JP2006100807A true JP2006100807A (en) 2006-04-13
JP5030406B2 JP5030406B2 (en) 2012-09-19

Family

ID=36240269

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005246250A Expired - Fee Related JP5030406B2 (en) 2004-08-30 2005-08-26 Method for manufacturing display device

Country Status (1)

Country Link
JP (1) JP5030406B2 (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008041865A (en) * 2006-08-04 2008-02-21 Mitsubishi Electric Corp Display, and manufacturing method thereof
JP2008166785A (en) * 2006-12-28 2008-07-17 Samsung Sdi Co Ltd Thin-film transistor and manufacturing method thereof, and organic electroluminescent display
JP2008305860A (en) * 2007-06-05 2008-12-18 Mitsubishi Electric Corp Thin-film transistor, display unit, and manufacturing method therefor
JP2011139054A (en) * 2009-12-04 2011-07-14 Semiconductor Energy Lab Co Ltd Semiconductor device and method for manufacturing the same
CN102692815A (en) * 2012-05-23 2012-09-26 深圳市华星光电技术有限公司 Photomask and method for manufacturing same
US8405080B2 (en) 2010-03-19 2013-03-26 Samsung Display Co., Ltd. Transistor substrate and manufacturing method of the same
US8614442B2 (en) 2007-02-16 2013-12-24 Samsung Electronics Co., Ltd. Thin film transistor and method of forming the same
JP2014042044A (en) * 2009-08-13 2014-03-06 Samsung Display Co Ltd Method for manufacturing thin-film transistor and method for manufacturing organic electroluminescent display device including the same
KR101438642B1 (en) * 2013-11-04 2014-09-17 삼성전자주식회사 Thin film transistor and method for forming the same
JP2015062236A (en) * 2009-08-07 2015-04-02 株式会社半導体エネルギー研究所 Display device
JP2015111278A (en) * 2008-03-31 2015-06-18 株式会社半導体エネルギー研究所 Display device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003243327A (en) * 2002-02-20 2003-08-29 Seiko Epson Corp Electronic device, and method and device for forming wiring
JP2003318120A (en) * 2002-04-22 2003-11-07 Seiko Epson Corp Method for manufacturing device, device and electronic apparatus
JP2003347567A (en) * 2002-05-23 2003-12-05 Sharp Corp Semiconductor device and method of manufacturing the same
JP2004072083A (en) * 2002-06-12 2004-03-04 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003243327A (en) * 2002-02-20 2003-08-29 Seiko Epson Corp Electronic device, and method and device for forming wiring
JP2003318120A (en) * 2002-04-22 2003-11-07 Seiko Epson Corp Method for manufacturing device, device and electronic apparatus
JP2003347567A (en) * 2002-05-23 2003-12-05 Sharp Corp Semiconductor device and method of manufacturing the same
JP2004072083A (en) * 2002-06-12 2004-03-04 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008041865A (en) * 2006-08-04 2008-02-21 Mitsubishi Electric Corp Display, and manufacturing method thereof
JP2008166785A (en) * 2006-12-28 2008-07-17 Samsung Sdi Co Ltd Thin-film transistor and manufacturing method thereof, and organic electroluminescent display
US8614442B2 (en) 2007-02-16 2013-12-24 Samsung Electronics Co., Ltd. Thin film transistor and method of forming the same
KR101410926B1 (en) * 2007-02-16 2014-06-24 삼성전자주식회사 Thin film transistor and method for forming the same
JP2008305860A (en) * 2007-06-05 2008-12-18 Mitsubishi Electric Corp Thin-film transistor, display unit, and manufacturing method therefor
JP2015111278A (en) * 2008-03-31 2015-06-18 株式会社半導体エネルギー研究所 Display device
JP2015062236A (en) * 2009-08-07 2015-04-02 株式会社半導体エネルギー研究所 Display device
US8871616B2 (en) 2009-08-13 2014-10-28 Samsung Display Co., Ltd. Methods of fabricating thin film transistor and organic light emitting diode display device having the same
JP2014042044A (en) * 2009-08-13 2014-03-06 Samsung Display Co Ltd Method for manufacturing thin-film transistor and method for manufacturing organic electroluminescent display device including the same
US10014415B2 (en) 2009-12-04 2018-07-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device has an oxide semiconductor layer containing a C-axis aligned crystal
US9324881B2 (en) 2009-12-04 2016-04-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
JP2011139054A (en) * 2009-12-04 2011-07-14 Semiconductor Energy Lab Co Ltd Semiconductor device and method for manufacturing the same
US8927349B2 (en) 2009-12-04 2015-01-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US9735284B2 (en) 2009-12-04 2017-08-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising oxide semiconductor
US8405080B2 (en) 2010-03-19 2013-03-26 Samsung Display Co., Ltd. Transistor substrate and manufacturing method of the same
CN102692815B (en) 2012-05-23 2014-05-21 深圳市华星光电技术有限公司 Photomask and method for manufacturing same
CN102692815A (en) * 2012-05-23 2012-09-26 深圳市华星光电技术有限公司 Photomask and method for manufacturing same
KR101438642B1 (en) * 2013-11-04 2014-09-17 삼성전자주식회사 Thin film transistor and method for forming the same

Also Published As

Publication number Publication date
JP5030406B2 (en) 2012-09-19

Similar Documents

Publication Publication Date Title
US8619219B2 (en) Thin film transistor, display device and liquid crystal display device and method for manufacturing the same
JP5116804B2 (en) Semiconductor device
US7420210B2 (en) Light emitting device, method of manufacturing the same, and manufacturing apparatus therefor
US8324018B2 (en) Semiconductor device, electronic device, and method of manufacturing semiconductor device
US7084045B2 (en) Method for manufacturing semiconductor device
US7985677B2 (en) Method of manufacturing semiconductor device
CN100483702C (en) Semiconductor device, display device and method for manufacturing thereof, and television device
US8278204B2 (en) Methods for forming wiring and manufacturing thin film transistor and droplet discharging method
US9536932B2 (en) Method of making a semiconductor lighting emitting device that prevents defect of the mask without increasing steps
US7776667B2 (en) Semiconductor device and manufacturing method thereof, liquid crystal television system, and EL television system
CN101442106B (en) Semiconductor device, method for manufacturing the same, liquid crystal television, and EL television
KR101220873B1 (en) Method for manufacturing semiconductor device
US20050285823A1 (en) Display device and electronic device
JP4578951B2 (en) Method for manufacturing display device
TWI427682B (en) Method for manufacturing display device
JP5110830B2 (en) Method for manufacturing semiconductor device
EP1624333B1 (en) Display device, manufacturing method thereof, and television set
KR101215852B1 (en) Display device
KR101414125B1 (en) A method for manufacturing a semiconductor device, and an etching apparatus
CN100533808C (en) Display device, method for manufacturing thereof, and television device
US7470604B2 (en) Method for manufacturing display device
KR20110126081A (en) Display device
US7812355B2 (en) Semiconductor device and method for manufacturing the same, liquid crystal television, and EL television
US7687326B2 (en) Semiconductor device and manufacturing method thereof
US7259110B2 (en) Manufacturing method of display device and semiconductor device

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080625

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080625

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20111219

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120105

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120213

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120619

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120626

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150706

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150706

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees