JP2002132206A - Plasma display - Google Patents

Plasma display

Info

Publication number
JP2002132206A
JP2002132206A JP2000325304A JP2000325304A JP2002132206A JP 2002132206 A JP2002132206 A JP 2002132206A JP 2000325304 A JP2000325304 A JP 2000325304A JP 2000325304 A JP2000325304 A JP 2000325304A JP 2002132206 A JP2002132206 A JP 2002132206A
Authority
JP
Japan
Prior art keywords
sustain
pulse
period
electrode
row electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000325304A
Other languages
Japanese (ja)
Inventor
Hiroshi Okada
拓 岡田
Original Assignee
Matsushita Electric Ind Co Ltd
松下電器産業株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Ind Co Ltd, 松下電器産業株式会社 filed Critical Matsushita Electric Ind Co Ltd
Priority to JP2000325304A priority Critical patent/JP2002132206A/en
Publication of JP2002132206A publication Critical patent/JP2002132206A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To provide a plasma display device having high light emission efficiency of display. SOLUTION: In this display device, sustaining pulses are impressed alternately on pairs of row electrodes so that periods when the sustaining pulses are not impressed are not overlapped timewisely.

Description

DETAILED DESCRIPTION OF THE INVENTION

[0001]

BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a driving apparatus for an AC plasma display panel (hereinafter, referred to as AC-PDP), and more particularly to a method for driving a surface discharge AC-PDP.

[0002]

2. Description of the Related Art FIG. 3 shows a panel structure of a general AC-PDP. A front panel FP and a rear panel RP are arranged in parallel, and discharge gas D is contained in a discharge space partitioned by partition walls RB.
G is enclosed. The scanning electrode S is provided on the front panel.
C and the sustain electrode SU are arranged in parallel to form a row electrode pair,
The dielectric layer D1 covers the dielectric layer D1, and the protective film PR further covers the dielectric layer D1. MgO having a property of easily emitting electrons is used for the protective film PR. On the other hand, on the rear panel, address electrodes A and partitions are arranged perpendicular to the row electrode pairs, and phosphors PH are arranged between the partitions. Light emission is caused by excitation of the phosphor by a discharge generated between the row electrode pairs.

FIG. 2 shows an outline of an electrode configuration of a general AC-PDP. The electrodes are arranged in such a manner that scan electrodes SC1 to SCn and sustain electrodes SU1 to SUn are arranged in parallel at equal pitches as a row electrode on one substrate to form a row electrode pair, and to be orthogonal to these. The column electrodes A1 to Am are arranged on opposing substrates. Then, a discharge cell is formed where the row electrode pair and the address electrode A intersect.

[0004] The gradation display of the AC-PDP uses a subfield driving method in which one field is divided into a plurality of subfields and driven. FIG. 7 shows that one field is divided into eight subfields SF1 to SF8, and
This is an example of a subfield driving method for performing six-gradation display. Each subfield is divided into a writing period, a sustaining period, and an erasing period, and the luminance of each subfield is determined by the number of sustaining pulses in each sustaining period. This luminance is weighted by the power of 2 n, and it is possible to display an arbitrary gradation among 256 gradations by emitting light by combining appropriate subfields.

Next, each operation of a conventional driving voltage waveform in one subfield will be described with reference to a conventional example (FIG. 6) of JP-A-8-289231. In this conventional example, the subfield is divided into a simultaneous priming period, a pixel data writing period, a sustain discharge period, and a sustain discharge stop period. Here, a pixel data write period (hereinafter, referred to as a write period) and a sustain discharge period (hereinafter, referred to as a write period). Only the sustain period) and the sustain discharge stop period (hereinafter referred to as an erasing period) will be described.

In the writing period, sustain electrodes SU1 to SU1
n, a fixed DC voltage (0 V in this case) is applied to the pixel electrodes D1 to Dm (address electrodes), pixel data pulses DP1 to DPn applied according to display data, and row electrodes Y1 to Yn (scan electrodes). , A write pulse is generated by applying a scan pulse SP having a phase opposite to that of the write pulse, thereby forming wall charges necessary for the sustain discharge. Scanning is performed by sequentially causing this write discharge for each line.

In the sustain period, sustain pulses IPy and IPx are applied to scan electrodes Y1 to Yn and row electrodes X1 to Xn (sustain electrodes). In the cell in which writing has been performed in the writing period, the wall charge is superimposed on the sustain pulse, thereby exceeding the discharge start voltage inside the cell, and a sustain discharge occurs. Thereafter, the sustain discharge continues due to the memory effect of the wall charges, and light emission display is performed. The number of sustain discharges is proportional to the luminance, and the weight of the luminance of each subfield is determined by changing the number of sustain pulses for each subfield.

In the subfield driving method, since a series of operations are repeatedly performed, it is necessary to return to a state in which no wall charge remains in the cell as much as possible immediately before the first operation, ie, writing. Immediately after the sustain period, wall charges remain due to discharge between the scan electrode and the sustain electrode and between the scan electrode and the address electrode or between the sustain electrode and the address electrode. For this reason, in the erasing period, a sustain erasing pulse (hereinafter, referred to as an erasing pulse) EP is applied to all the row electrodes Y1 to Yn at the same time to cause an erasing discharge. By this erasing operation, wall charges remaining after the end of the sustain discharge are substantially neutralized.

In the AC-PDP driving method, an image corresponding to the supplied signal is displayed by repeatedly performing the above steps.

[0010]

Conventionally, when a sustain pulse is applied to one of the row electrode pairs to generate a sustain discharge, the potential of the other row electrode is equal to the potential of the address electrode.
Sustain discharge occurs between the row electrode to which the sustain pulse is applied and the other row electrode, and at the same time, discharge occurs between the row electrode and the address electrode. The discharge generated between the row electrode and the address electrode at this time does not contribute to display light emission. For this reason, there is a problem that the current flowing at the time of discharging increases and the luminous efficiency with respect to the applied power decreases.

An object of the present invention is to provide a plasma display device which makes it difficult to generate a discharge between a row electrode and an address electrode and realizes a highly efficient AC-PDP driving method.

[0012]

SUMMARY OF THE INVENTION In order to solve this problem, according to the present invention, during a period from the start to the end of application of a sustain pulse, a period in which no sustain pulse is applied is temporally overlapped between a pair of row electrodes. An object of the present invention is to provide a plasma display characterized in that a sustain pulse is applied so as not to be disturbed.

Further, according to the present invention, in the period from the start to the end of the application of the sustain pulse, the period in which the sustain pulse is not applied does not temporally overlap between the pair of row electrodes, and the sustain electrode of the pair of row electrodes does not overlap. It is an object of the present invention to provide a plasma display characterized in that sustain pulses are applied in order from a row electrode on which no sustain discharge occurs even when a pulse is applied. At this time, the pulse width of the first sustain pulse may be narrower than the pulse widths of the other sustain pulses. Alternatively, the application of the first sustain pulse may be started at the same time by narrowing the pulse width.

[0014]

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention has a plurality of pairs of row electrodes arranged on a substrate in parallel with each other, and a plurality of address electrodes arranged on the opposing substrate perpendicular to the row electrode pairs. A plasma display having a writing period in which an address is applied by applying a scanning voltage having a polarity opposite to the data voltage to a scanning electrode at the same time as applying a data voltage to an electrode, and a sustaining period in which a sustain pulse is alternately applied to a row electrode pair. In addition, during the period from the start to the end of the application of the sustain pulse, the address generated during the sustain discharge is applied by applying the sustain pulse so that the period during which the sustain pulse is not applied does not temporally overlap between the row electrode pairs. Discharge in the electrode direction is suppressed, and luminous efficiency is increased.

An embodiment of the present invention will be described below with reference to the drawings.

FIG. 2 is an electrode configuration diagram of an AC-PDP according to the present invention. In each row electrode group, SC1 to SCn are scan electrodes, SU1 to SUn are sustain electrodes, and a display line is between each scan electrode and sustain electrode. A1 to Am are address electrodes. FIG. 4 shows a configuration example of a plasma display device for generating a drive waveform. The scan-side drive circuit has a sustain pulse generation circuit and a scan driver that generates a scan pulse, and is connected to a scan electrode. In the sustain side drive circuit, a sustain pulse generating circuit and a circuit for generating an erase pulse are similarly connected in parallel to the sustain electrodes. In the data side driving circuit, a data driver is connected to the address electrode and generates a data pulse corresponding to video data. Also, this A
The configurations of the C-PDP and the plasma display device are common to the embodiments described below.

(Embodiment 1) FIG. 1 shows an example of a drive voltage waveform according to Embodiment 1 of the present invention. According to FIG. 1, during the writing period, a positive writing pulse Pa is applied to the address electrodes A1 to Am, and at the same time, a negative scanning pulse Psc is applied to the scan electrodes SC1 to SCn.
n is applied. In the sustain period, positive sustain pulses Psy and Psx are alternately applied to the scan electrode and the sustain electrode, and once both outputs go high, one remains high and the other goes low to sustain discharge. After the sustain discharge is completed, a cycle is repeated in which the two become high again, and then the other becomes low to generate the sustain discharge. Thus, there is no period during which both go low at the same time.
Then, in the erasing period, a positive erasing pulse Pe is applied to the sustain electrodes SU1 to SUn.

When a sustain pulse is applied as shown in FIG. 1, when a potential difference is generated between a pair of row electrodes and a sustain discharge occurs, the row electrode changes in a direction in which the potential difference becomes smaller when viewed from the address electrode. Therefore, compared to the conventional case where the row electrode potential changes so that the potential difference between the row electrode and the address electrode increases, discharge between the row electrode and the address electrode during the sustain discharge is less likely to occur. This is because the sustain discharge actually occurs while the row electrode potential is changing. For this reason,
By suppressing the discharge that does not contribute to the display between the row electrode and the address electrode during the sustain discharge, most of the input power is consumed for display light emission, and the display light emission efficiency with respect to the input power is increased.

(Embodiment 2) FIG. 5 is an example of a drive voltage waveform according to Embodiment 2 of the present invention. The difference from the configuration of the first embodiment is that a sustain pulse is applied sequentially from the sustain electrodes in the sustain period, and the other parts are the same as in the first embodiment.

By applying the sustain pulses in the order shown in FIG. 5, no sustain discharge occurs at the rise of the sustain pulses. Therefore, all the sustain discharges have a high display luminous efficiency, and the display luminous efficiency with respect to the applied power is further higher than in the first embodiment.

(Embodiment 3) FIG. 6 shows an example of a drive voltage waveform according to Embodiment 3 of the present invention. In the sustain period, the point that the pulse width of the sustain pulse applied to the sustain electrode is narrowed and the application is started simultaneously with the sustain pulse applied to the scan electrode is different from the configuration of the second embodiment. Same as 2.

Even if the pulse width is narrowed as shown in FIG. 6, no sustain discharge occurs at the rising edge of the first sustain pulse on the scan electrode side. By reducing the pulse width, the time required for the sustain period can be reduced, and the reduced time can be used for increasing the luminance or increasing the gradation while improving the display luminous efficiency.

[0023]

As described above, according to the present invention, the discharge in the direction of the address electrode is suppressed by applying the sustain pulse so that the output of the sustain pulse applied to the row electrode pair has a portion overlapping at the same time. And the display luminous efficiency can be increased. In addition, display luminous efficiency is further increased by applying sustain pulses in order from the row electrode on which no sustain discharge occurs even when the sustain pulse is applied.

[Brief description of the drawings]

FIG. 1 shows an AC-PD according to a first embodiment of the present invention.
P drive voltage waveform diagram

FIG. 2 is a schematic diagram of an electrode configuration of a plasma display panel.

FIG. 3 is a schematic diagram of an AC-PDP of the present invention.

FIG. 4 is a configuration diagram of a plasma display device of the present invention.

FIG. 5 is a drive voltage waveform diagram of a plasma display panel according to a second embodiment of the present invention.

FIG. 6 is a drive voltage waveform diagram of a plasma display panel according to a third embodiment of the present invention.

FIG. 7 is a diagram showing a configuration of a subfield driving method.

[Explanation of symbols]

 A, A1 to Am Address electrodes D1, D2 Dielectric DG Discharge gas G1, G2 Glass substrate FP Front plate RP Back plate PH Phosphor PR Protection film Pa Address pulse Pe Erase pulse Pscn Scan pulse Psx, Psy Maintain pulse RB Partition SC, SC1 to SCn Scan electrode SU, SU1 to SUn Sustain electrode SF1 to SF8 Subfield

Claims (4)

[Claims]
1. A plurality of row electrode pairs are arranged so as to form a pair on a substrate, and a plurality of column electrodes arranged perpendicularly to the row electrode pairs are provided on a substrate facing the substrate. A plasma display having a sustain period in which sustain pulses are alternately applied to each other, wherein during a period from the start to the end of the application of the sustain pulse, a period in which the sustain pulse is not applied is temporally between the row electrode pairs. A plasma display, wherein the sustain pulse is applied so as not to overlap.
2. In the sustain period, the sustain pulse is applied sequentially from the row electrode on the side where the sustain discharge does not occur even when the sustain pulse is applied among the row electrode pairs. 2. The plasma display device according to 1.
3. The plasma display apparatus according to claim 2, wherein in the sustain period, a pulse width of the sustain pulse applied first is narrower than pulse widths of other sustain pulses.
4. The plasma display apparatus according to claim 3, wherein application of said sustain pulse to said row electrode pair is started simultaneously.
JP2000325304A 2000-10-25 2000-10-25 Plasma display Pending JP2002132206A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000325304A JP2002132206A (en) 2000-10-25 2000-10-25 Plasma display

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000325304A JP2002132206A (en) 2000-10-25 2000-10-25 Plasma display

Publications (1)

Publication Number Publication Date
JP2002132206A true JP2002132206A (en) 2002-05-09

Family

ID=18802688

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000325304A Pending JP2002132206A (en) 2000-10-25 2000-10-25 Plasma display

Country Status (1)

Country Link
JP (1) JP2002132206A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006195462A (en) * 2005-01-10 2006-07-27 Lg Electronics Inc Plasma display apparatus and driving method thereof
KR100615271B1 (en) 2004-11-06 2006-08-25 삼성에스디아이 주식회사 Driving method of plasma display panel
KR100615270B1 (en) 2004-11-06 2006-08-25 삼성에스디아이 주식회사 Driving method of plasma display panel
US7619592B2 (en) 2004-11-12 2009-11-17 Samsung Sdi Co., Ltd. Driving method of plasma display panel
WO2009139178A1 (en) * 2008-05-16 2009-11-19 パナソニック株式会社 Method for driving plasma display panel, and plasma display device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100615271B1 (en) 2004-11-06 2006-08-25 삼성에스디아이 주식회사 Driving method of plasma display panel
KR100615270B1 (en) 2004-11-06 2006-08-25 삼성에스디아이 주식회사 Driving method of plasma display panel
US7619592B2 (en) 2004-11-12 2009-11-17 Samsung Sdi Co., Ltd. Driving method of plasma display panel
JP2006195462A (en) * 2005-01-10 2006-07-27 Lg Electronics Inc Plasma display apparatus and driving method thereof
WO2009139178A1 (en) * 2008-05-16 2009-11-19 パナソニック株式会社 Method for driving plasma display panel, and plasma display device

Similar Documents

Publication Publication Date Title
KR100766659B1 (en) Method of driving plasma display panel
JP3630290B2 (en) Method for driving plasma display panel and plasma display
KR100713052B1 (en) Method of driving plasma display panel
JP2953342B2 (en) Driving method of plasma display panel
US6795044B2 (en) Plasma display panel and driving method thereof
KR100381270B1 (en) Method of Driving Plasma Display Panel
KR100433213B1 (en) Method and apparatus for driving plasma display panel
KR100503603B1 (en) Method of driving plasma display panel
JP3039500B2 (en) Driving method of plasma display panel
US6504519B1 (en) Plasma display panel and apparatus and method of driving the same
KR100485858B1 (en) Method and apparatus for driving plasma display panel and image display apparatus
US7187347B2 (en) Plasma display panel and method of driving the same
JP2004004513A (en) Driving method for plasma display panel, and plasma display device
EP1821279B1 (en) Plasma display apparatus
JP2004191530A (en) Plasma display panel driving method
JP2004021181A (en) Driving method for plasma display panel
JP4443998B2 (en) Driving method of plasma display panel
KR100874311B1 (en) Plasma Display Panel and Driving Method thereof
JP3638135B2 (en) AC surface discharge type plasma display panel and driving method thereof
KR100563404B1 (en) Method for driving plasma display panel
JP2005301259A (en) Driving method for plasma display panel and plasma display panel
JP2005274881A (en) Plasma display device
JP4055740B2 (en) Driving method of plasma display panel
KR100784003B1 (en) Plasma display panel driving method
JP3517551B2 (en) Driving method of surface discharge type plasma display panel