JP2001358254A - Semiconductor device and manufacturing method therefor - Google Patents

Semiconductor device and manufacturing method therefor

Info

Publication number
JP2001358254A
JP2001358254A JP2000180382A JP2000180382A JP2001358254A JP 2001358254 A JP2001358254 A JP 2001358254A JP 2000180382 A JP2000180382 A JP 2000180382A JP 2000180382 A JP2000180382 A JP 2000180382A JP 2001358254 A JP2001358254 A JP 2001358254A
Authority
JP
Japan
Prior art keywords
metal film
metal
resin
semiconductor device
concave portion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2000180382A
Other languages
Japanese (ja)
Other versions
JP3621869B2 (en
Inventor
Nobuyuki Kurashima
信幸 倉嶋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2000180382A priority Critical patent/JP3621869B2/en
Publication of JP2001358254A publication Critical patent/JP2001358254A/en
Application granted granted Critical
Publication of JP3621869B2 publication Critical patent/JP3621869B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector

Abstract

PROBLEM TO BE SOLVED: To provide a semiconductor device having high reliability by preventing flanking and fallout of a metal film covering the outside surfaces of resin bumps. SOLUTION: A depression 14 is formed near a portion to be mounted with a device on one surface of a metal base material 10 in such a way as to align in plane arrangement with an external connection terminal 26 electrically connected to a semiconductor device 20 to be mounted on the portion to be mounted with the device. The inside of the depression 14 is covered with a metal film 16 that is not dissolved by an etching liquid dissolving the metal base material 11. The edge of the opening of the depression 14 is swaged to make the peripheral portion of the metal film 16 form a retaining portion 16a projecting to the inside of the depression 14. The semiconductor device 20 is mounted on the portion to be mounted with a device on the one surface of the metal base material 10 where the retaining portion 16a is formed. The electrode terminal of the semiconductor device 20 is bonded to the inside of the metal film 16 with a bonding wire 22. The semiconductor device 20, the bonding wire 22 and the one surface of the metal base material 10 including the depression 14 are sealed with resin. Then the metal base material 10 is melted and removed to expose the metal film 16.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は半導体素子を封止す
る樹脂封止部と一体に樹脂バンプ部が形成され、樹脂バ
ンプ部の外面に導体膜が被着されて外部接続端子が形成
された半導体装置及びその製造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method in which a resin bump portion is formed integrally with a resin sealing portion for sealing a semiconductor element, and a conductor film is applied to an outer surface of the resin bump portion to form an external connection terminal. The present invention relates to a semiconductor device and a method for manufacturing the same.

【0002】[0002]

【従来の技術】図7は半導体素子を封止する樹脂封止部
と一体に樹脂バンプ部が形成され、樹脂バンプ部の外表
面に金属膜が被着されてバンプ状の外部接続端子が形成
された半導体装置の製造方法を示す。図7(a)は、銅箔
等の金属基材10の両面をレジストにより被覆し、露光
・現像して金属基材10の一方の面の外部接続端子を形
成する部位を露出させたレジストパターン12を形成
し、レジストパターン12をマスクとして金属基材10
をエッチングすることにより、金属基材10の一方の面
に凹部14を形成した状態である。凹部14は外部接続
端子となるバンプを形成するためのものである。
2. Description of the Related Art FIG. 7 shows a structure in which a resin bump portion is formed integrally with a resin sealing portion for sealing a semiconductor element, and a metal film is applied to an outer surface of the resin bump portion to form a bump-shaped external connection terminal. 1 shows a method for manufacturing a semiconductor device. FIG. 7A shows a resist pattern in which both surfaces of a metal base material 10 such as a copper foil are coated with a resist, and exposed and developed to expose a portion of one surface of the metal base material 10 where external connection terminals are to be formed. 12 is formed, and the metal substrate 10 is formed using the resist pattern 12 as a mask.
Is etched to form a concave portion 14 on one surface of the metal substrate 10. The concave portion 14 is for forming a bump serving as an external connection terminal.

【0003】図7(b)は、金属基材10に形成した凹部
14の内面にめっきを施し、凹部14の内面を金属膜1
6によって被覆した状態を示す。この金属膜16は外部
接続端子のバンプの外表面を被覆する部分となるもので
あり、金属基材10を溶解して除去する際に使用するエ
ッチング液によっては溶解されない金属によって形成す
る。図7(c)は、金属基材10の両面のレジストを除去
した状態で、金属基材10の一方の面に金属膜16によ
って内面が被覆された凹部14が形成されている状態で
ある。
FIG. 7 (b) shows that the inner surface of the recess 14 formed in the metal substrate 10 is plated, and the inner surface of the recess 14 is coated with the metal film 1.
6 shows a state covered with the coating. The metal film 16 serves as a portion that covers the outer surface of the bump of the external connection terminal, and is formed of a metal that is not dissolved by an etchant used when dissolving and removing the metal base material 10. FIG. 7C shows a state in which the resist on both sides of the metal base 10 has been removed, and a concave portion 14 having an inner surface covered with a metal film 16 is formed on one side of the metal base 10.

【0004】図7(d)〜(g)は、金属基材10に半導体素
子20を搭載して半導体装置を形成する工程である。図
7(d)は、金属基材10の一方の面の素子搭載部に導電
性ペースト18を用いて半導体素子20を搭載した状態
を示す。図7(e)は、ワイヤボンディングにより半導体
素子20と金属膜16とを電気的に接続した状態を示
す。ワイヤボンディングの際は半導体素子20の電極端
子と凹部14の底部の金属膜16の内面とをボンディン
グワイヤ22によって接続する。図7(f)は、樹脂封止
装置を用いて半導体素子20、ボンディングワイヤ22
及び凹部14を含む領域を樹脂封止した状態である。2
4が樹脂封止部である。図7(g)は、金属基材10を溶
解して除去し、金属膜16を外部に露出させて半導体装
置を得た状態を示す。金属膜16は樹脂封止部24の下
面からバンプ状に突出した樹脂バンプ部24aの外表面
を被覆して形成されており、樹脂バンプ部24a及び金
属膜16によってバンプ状の外部接続端子26が形成さ
れた半導体装置が得られる。
FIGS. 7 (d) to 7 (g) show a process of mounting a semiconductor element 20 on a metal substrate 10 to form a semiconductor device. FIG. 7D shows a state in which the semiconductor element 20 is mounted on the element mounting portion on one surface of the metal base 10 using the conductive paste 18. FIG. 7E shows a state in which the semiconductor element 20 and the metal film 16 are electrically connected by wire bonding. At the time of wire bonding, the electrode terminals of the semiconductor element 20 and the inner surface of the metal film 16 at the bottom of the recess 14 are connected by bonding wires 22. FIG. 7F shows a semiconductor device 20 and a bonding wire 22 using a resin sealing device.
And a region including the concave portion 14 is sealed with a resin. 2
Reference numeral 4 denotes a resin sealing portion. FIG. 7G shows a state in which the metal substrate 10 is dissolved and removed, and the metal film 16 is exposed to the outside to obtain a semiconductor device. The metal film 16 is formed by covering the outer surface of the resin bump portion 24 a projecting in a bump shape from the lower surface of the resin sealing portion 24, and the bump-shaped external connection terminal 26 is formed by the resin bump portion 24 a and the metal film 16. The formed semiconductor device is obtained.

【0005】[0005]

【発明が解決しようとする課題】図7(g)に示す半導体
装置は、半導体素子20と金属膜16とをボンディング
ワイヤ22により直接接続しているから引き回し用の配
線パターンを形成する必要がなく、製造が容易であると
ともに、半導体装置の小型化を図ることができ、従来の
製造装置を用いて量産することが容易であるという利点
がある。しかしながら、上記半導体装置は金属膜16が
樹脂バンプ部24aの外表面に被着して保持されている
のみであり、樹脂と金属膜16との密着性が不十分であ
ると樹脂バンプ部24aの外表面から金属膜16が剥離
するという問題がある。このため金属膜16の樹脂と接
する面を化学的に荒らして粗面化したり、金属膜16と
密着性の良い樹脂材を選ぶことによって金属膜16が剥
離する問題を解消することが検討されている。
In the semiconductor device shown in FIG. 7 (g), since the semiconductor element 20 and the metal film 16 are directly connected by the bonding wires 22, there is no need to form a wiring pattern for wiring. In addition to this, there is an advantage that the semiconductor device can be easily manufactured, the size of the semiconductor device can be reduced, and mass production can be easily performed using a conventional manufacturing apparatus. However, in the above semiconductor device, only the metal film 16 is adhered and held on the outer surface of the resin bump portion 24a, and if the adhesion between the resin and the metal film 16 is insufficient, the resin bump portion 24a will There is a problem that the metal film 16 peels off from the outer surface. For this reason, studies have been made to solve the problem that the metal film 16 is peeled off by chemically roughening the surface of the metal film 16 that contacts the resin and selecting a resin material having good adhesion to the metal film 16. I have.

【0006】本発明は、これらの問題点を解消すべくな
されたものであり、その目的とするところは、半導体素
子を封止する樹脂封止部と一体に樹脂バンプ部が形成さ
れ、樹脂バンプの外表面に金属膜が被着されて外部接続
端子が形成された半導体装置において、外部接続端子の
金属膜の剥離、脱落を防止し、信頼性の高い製品として
提供することができる半導体装置及びこの半導体装置の
好適な製造方法を提供するにある。
The present invention has been made to solve these problems, and an object of the present invention is to form a resin bump portion integrally with a resin sealing portion for sealing a semiconductor element. A semiconductor device in which a metal film is adhered to an outer surface of an external connection terminal to form an external connection terminal, in which the metal film of the external connection terminal is prevented from peeling and falling off, and can be provided as a highly reliable product; and It is an object of the present invention to provide a preferable method for manufacturing the semiconductor device.

【0007】[0007]

【課題を解決するための手段】上記の目的を達成するた
め、本発明は次の構成を備える。すなわち、半導体素子
を樹脂封止する樹脂封止部の実装面側に樹脂封止部と一
体に複数の樹脂バンプ部が形成され、該樹脂バンプ部の
外表面が金属膜により被覆されるとともに、該金属膜の
内面と半導体素子の電極端子とがワイヤボンディングさ
れてなる半導体装置において、前記樹脂バンプ部の基部
を被覆する金属膜の周縁部が、前記樹脂バンプ部を形成
する樹脂中に延在する係止部に形成されていることを特
徴とする。また、前記係止部が、前記金属膜の周縁部の
全周に形成されていることは、樹脂バンプ部と金属膜と
のくい付きを強固にし、金属膜の剥離、脱落を防止する
上で有効である。
To achieve the above object, the present invention has the following arrangement. That is, a plurality of resin bumps are formed integrally with the resin sealing portion on the mounting surface side of the resin sealing portion for resin sealing the semiconductor element, and the outer surface of the resin bump portion is covered with a metal film, In a semiconductor device in which an inner surface of the metal film and an electrode terminal of a semiconductor element are wire-bonded, a peripheral portion of the metal film covering a base of the resin bump portion extends into a resin forming the resin bump portion. It is characterized in that it is formed in a locking portion that performs. In addition, the fact that the locking portion is formed on the entire periphery of the peripheral portion of the metal film strengthens the bonding between the resin bump portion and the metal film, and prevents peeling and falling off of the metal film. It is valid.

【0008】また、半導体装置の製造方法において、金
属基材の一方の面の素子搭載部の近傍に、該素子搭載部
に搭載する半導体素子と電気的に接続される外部接続端
子の平面配置に合わせて凹部を形成し、該凹部の内面を
前記金属基材を溶解するエッチング液で溶解されない金
属からなる金属膜によって被覆した後、前記凹部の開口
縁に潰し加工を施して金属膜の周縁部が凹部の内側に突
出する係止部を形成し、該係止部を形成した金属基材の
一方の面の素子搭載部に半導体素子を搭載して、該半導
体素子の電極端子と前記金属膜の内面とをワイヤボンデ
ィングし、前記半導体素子、ボンディングワイヤ及び凹
部を含む前記金属基材の一方の面側を樹脂封止した後、
前記金属基材を溶解して除去し、前記金属膜を露出させ
ることを特徴とする。また、前記凹部の内面に、金めっ
き、パラジウムめっき、ニッケルめっき及びパラジウム
めっきの順にめっきを施して金属膜を形成することによ
り、ワイヤボンディング性が良好な金属膜を形成するこ
とができ、はんだ付け等による実装が確実にできる半導
体装置を製造することができる。
Further, in the method of manufacturing a semiconductor device, the external connection terminals electrically connected to the semiconductor element mounted on the element mounting portion are arranged on one side of the metal base near the element mounting portion. A concave portion is formed together, and an inner surface of the concave portion is covered with a metal film made of a metal that is not dissolved by an etching solution that dissolves the metal base material. Then, an opening edge of the concave portion is crushed to form a peripheral portion of the metal film. Forming a locking portion protruding inside the concave portion, mounting the semiconductor element on the element mounting portion on one surface of the metal base on which the locking portion is formed, and connecting the electrode terminal of the semiconductor element and the metal film. After wire bonding with the inner surface of the, the semiconductor element, after bonding one side of the metal substrate including the bonding wire and the concave portion with resin,
The method is characterized in that the metal substrate is dissolved and removed to expose the metal film. Further, by plating the inner surface of the concave portion with gold plating, palladium plating, nickel plating, and palladium plating in this order to form a metal film, a metal film having good wire bonding properties can be formed, and soldering can be performed. It is possible to manufacture a semiconductor device that can be reliably mounted by using the method described above.

【0009】[0009]

【発明の実施の形態】以下、本発明の好適な実施形態を
添付図面に基づいて詳細に説明する。本発明に係る半導
体装置の製造方法は金属基材を利用して半導体装置を製
造する点においては、前述した従来の半導体装置の製造
方法と同様である。すなわち、金属基材の一方の面に凹
部を形成し、凹部の内面を金属膜によって被覆し、金属
基材の一方の面の素子搭載部に半導体素子を搭載し、半
導体素子と金属膜とをワイヤボンディングにより電気的
に接続し、金属基材の半導体素子を搭載した面を樹脂封
止した後、金属基材を溶解して除去することにより、樹
脂封止部の外表面にバンプ状に突出した外部接続端子を
形成して半導体装置を得る。
Preferred embodiments of the present invention will be described below in detail with reference to the accompanying drawings. The method for manufacturing a semiconductor device according to the present invention is similar to the above-described conventional method for manufacturing a semiconductor device in that a semiconductor device is manufactured using a metal base material. That is, a concave portion is formed on one surface of a metal substrate, the inner surface of the concave portion is covered with a metal film, a semiconductor element is mounted on an element mounting portion on one surface of the metal substrate, and the semiconductor element and the metal film are separated. It is electrically connected by wire bonding, and after sealing the surface of the metal base on which the semiconductor element is mounted with resin, the metal base is dissolved and removed, thereby projecting in a bump shape on the outer surface of the resin sealing portion. The semiconductor device is obtained by forming the external connection terminals.

【0010】本発明に係る半導体装置の製造方法で特徴
とする点は、金属基材に形成する外部接続端子を形成す
るための金属膜を加工する方法にある。以下では、ま
ず、金属基材を加工して半導体素子を搭載する金属フレ
ームを形成するまでの加工方法について説明する。図1
は金属基材10に凹部14を形成して凹部14の内面を
金属膜16によって被覆するまでの加工工程を示す。図
1(a)は、まず、銅箔等の金属基材10の両面をレジス
ト11によって被覆した状態である。金属基材10は後
工程でエッチング液を用いて溶解して除去するから、金
属基材10にはエッチングによって容易に溶解して除去
できる材料を選択するのがよい。本実施形態では、金属
基材10として、厚さ0.15mmの銅材を使用してい
る。
A feature of the method of manufacturing a semiconductor device according to the present invention lies in a method of processing a metal film for forming an external connection terminal formed on a metal substrate. Hereinafter, first, a processing method until a metal base is processed to form a metal frame on which a semiconductor element is mounted will be described. FIG.
Shows a processing step from forming the concave portion 14 in the metal base material 10 to covering the inner surface of the concave portion 14 with the metal film 16. FIG. 1A shows a state in which a metal substrate 10 such as a copper foil is coated on both sides with a resist 11. Since the metal base 10 is dissolved and removed using an etching solution in a later step, it is preferable to select a material that can be easily dissolved and removed by etching for the metal base 10. In the present embodiment, a copper material having a thickness of 0.15 mm is used as the metal substrate 10.

【0011】図1(b)は、レジスト11を露光・現像し
金属基材10の凹部14を形成する部位を露出させたレ
ジストパターン12を形成した状態である。凹部14は
金属基材10の一方の面のみに設ける。したがって、金
属基材10の一方の面のレジスト11を露光・現像して
レジストパターン12を形成している。図1(c)は、レ
ジストパターン12をマスクとして金属基材10をエッ
チングし、金属基材10に凹部14を形成した状態を示
す。本実施形態では、凹部14は平面寸法が0.6m
m、深さ0.1mm程度に形成した。
FIG. 1B shows a state in which the resist 11 is exposed and developed to form a resist pattern 12 exposing a portion of the metal substrate 10 where the concave portion 14 is to be formed. The recess 14 is provided only on one surface of the metal base 10. Therefore, the resist 11 on one surface of the metal base 10 is exposed and developed to form a resist pattern 12. FIG. 1C shows a state in which the metal base 10 is etched using the resist pattern 12 as a mask to form a concave portion 14 in the metal base 10. In this embodiment, the recess 14 has a plane dimension of 0.6 m.
m and a depth of about 0.1 mm.

【0012】図1(d)は、金属基材10をエッチングし
て形成した凹部14の内面にめっきを施し、凹部14の
内面を金属膜16によって被覆した状態を示す。13は
金属基材10のエッチングに使用したレジストパターン
12を溶解して除去した後、金属基材10の表面を被覆
しためっき用のレジストである。めっき用のレジスト1
3をエッチングして金属基材10の凹部13を露出させ
てめっきを施す。金属膜16を形成するめっきは適宜選
択可能であるが、本実施形態では、外部接続端子の外表
面に露出する側から、金めっき−パラジウムめっき−ニ
ッケルめっき−パラジウムめっきを施して4層構成によ
って形成している。このようなめっき構成とすることに
よって金属膜16のワイヤボンディング性を良好とし実
装時のはんだ付け性を良好にすることができる。金属膜
16の総厚は5〜10μmである。図1(e)は、めっき
を施した後、めっき用のレジスト13を溶解して除去し
た状態である。金属基材10の一方の面に凹部14が形
成され、凹部14の内面が金属膜16によって被覆され
ている。
FIG. 1D shows a state in which the inner surface of the concave portion 14 formed by etching the metal substrate 10 is plated, and the inner surface of the concave portion 14 is covered with the metal film 16. Reference numeral 13 denotes a plating resist that covers the surface of the metal base 10 after dissolving and removing the resist pattern 12 used for etching the metal base 10. Resist for plating 1
3 is etched to expose the concave portion 13 of the metal base material 10 and to perform plating. Although the plating for forming the metal film 16 can be appropriately selected, in the present embodiment, from the side exposed on the outer surface of the external connection terminal, gold plating-palladium plating-nickel plating-palladium plating is applied to form a four-layer structure. Has formed. With such a plating configuration, the wire bonding property of the metal film 16 can be improved, and the soldering property at the time of mounting can be improved. The total thickness of the metal film 16 is 5 to 10 μm. FIG. 1 (e) shows a state where the plating resist 13 is dissolved and removed after plating. A concave portion 14 is formed on one surface of the metal base 10, and the inner surface of the concave portion 14 is covered with a metal film 16.

【0013】図2は、本願発明で特徴的な加工工程で、
凹部14の開口縁に潰し加工を施し、凹部14の内面を
被覆する金属膜16の周縁部に係止部16aを形成する
加工工程を示している。図2(a)は、内面が金属膜16
によって被覆された凹部14を形成した金属基材10で
ある。図2(b)は、この金属基材10に潰し加工を施し
た状態を示す。ポンチ30は金属基材10に当接する端
面を略平坦面に形成するとともに、ポンチ30の端面の
平面寸法を凹部14の開口寸法よりも若干大きく形成
し、凹部14の上方から金属基材10を水平に突くこと
によって、凹部14の開口縁をわずかに潰し、この潰し
加工により凹部14の内面に被着されている金属膜16
の周縁部を凹部14の内側に突出させて係止部16aを
形成する。32は潰し加工により凹部14の開口縁に形
成された段差部である。
FIG. 2 shows a processing step characteristic of the present invention.
A processing step of crushing an opening edge of the concave portion 14 and forming a locking portion 16a on a peripheral portion of the metal film 16 covering the inner surface of the concave portion 14 is shown. FIG. 2A shows that the inner surface is a metal film 16.
The metal substrate 10 has a concave portion 14 covered by the metal substrate 10. FIG. 2B shows a state in which the metal base 10 is crushed. The punch 30 has an end surface that contacts the metal substrate 10 formed as a substantially flat surface, and a plane dimension of the end surface of the punch 30 is formed slightly larger than the opening size of the concave portion 14. By horizontally protruding, the opening edge of the concave portion 14 is slightly crushed, and the metal film 16 adhered to the inner surface of the concave portion 14 by the crushing process.
Is projected to the inside of the concave portion 14 to form the locking portion 16a. Reference numeral 32 denotes a step formed on the opening edge of the recess 14 by crushing.

【0014】金属基材10の凹部14に施す潰し加工
は、図2(b)に示すように、金属膜16の端縁を凹部1
4の内側に突出させるようにすることを目的とするもの
であり、金属膜16の周縁部を凹部14の内側に突出さ
せることによって、半導体素子を樹脂封止した際に樹脂
に金属膜16がくい付き、金属膜16が樹脂から剥離し
たり脱落したりすることを防止する。図2(b)に示す例
は、係止部16aが金属基材10の平面と略平行に突出
するように加工した例であるが、係止部16aが凹部1
4の内側に若干突出するように加工することで、金属膜
16が剥離することを防止することができる。ポンチ3
0の端面の形状を、ポンチ30によって金属基材10を
突いた際に、金属基材10の肉を内側に寄せて金属膜1
6の周縁部が凹部14の内側に突出しやすくなるように
してもよい。
As shown in FIG. 2B, the crushing process performed on the concave portion 14 of the metal base 10 is performed by cutting the edge of the metal film 16 into the concave portion 1.
4 is intended to protrude inside the metal film 16. By projecting the peripheral edge of the metal film 16 inside the recess 14, the metal film 16 is formed on the resin when the semiconductor element is sealed with resin. This prevents the metal film 16 from sticking or peeling off from the resin. The example shown in FIG. 2B is an example in which the locking portion 16a is processed so as to project substantially parallel to the plane of the metal base material 10.
The metal film 16 can be prevented from peeling off by processing so as to slightly protrude inward of the metal film 4. Punch 3
When the metal substrate 10 is pierced by the punch 30 and the metal substrate 1
6 may easily be protruded into the recess 14.

【0015】また、係止部16aは金属膜16の周縁部
の全周にわたってリング状に形成してもよいし、金属膜
16の周縁部の一部を潰し加工して、金属膜16の周縁
部に部分的に凹部14の内側に突出する部位を形成して
係止部16aとしてもよい。図3は、金属基材10に凹
部14を形成し、凹部14の内面を金属膜16によって
被覆し、凹部14に潰し加工を施して金属膜16の周縁
部に係止部16aを形成した金属フレーム40の平面図
を示す。17は半導体素子を搭載する素子搭載部であ
る。素子搭載部17の周囲に、内面に金属膜16が被覆
された凹部14が形成されている。図4は金属フレーム
を拡大して示す平面図であり、金属膜16の周縁部に係
止部16aが形成されていることを示す。金属基材10
に上述したように凹部14等を加工する場合は、実際に
は、短冊状あるいは大判の金属基材10を被加工品と
し、この金属基材10に所要の加工を施して金属フレー
ム40を形成する。
The locking portion 16 a may be formed in a ring shape over the entire periphery of the metal film 16, or a part of the periphery of the metal film 16 may be crushed to form the periphery of the metal film 16. The portion may be partially formed to protrude inside the concave portion 14 to form the locking portion 16a. FIG. 3 shows a metal in which a concave portion 14 is formed in a metal base 10, an inner surface of the concave portion 14 is covered with a metal film 16, and the concave portion 14 is crushed to form a locking portion 16 a on a peripheral portion of the metal film 16. FIG. 3 shows a plan view of the frame 40. Reference numeral 17 denotes an element mounting portion for mounting a semiconductor element. A recess 14 having an inner surface covered with a metal film 16 is formed around the element mounting portion 17. FIG. 4 is an enlarged plan view showing the metal frame, and shows that a locking portion 16 a is formed on the peripheral edge of the metal film 16. Metal substrate 10
In the case where the recesses 14 and the like are processed as described above, a strip-shaped or large-sized metal substrate 10 is actually used as a workpiece, and the metal substrate 10 is subjected to required processing to form the metal frame 40. I do.

【0016】図5は、上記のようにして形成した金属フ
レームに半導体素子20を搭載し、樹脂封止して半導体
装置を製造する工程を示す。図5(a)は、金属フレーム
40の素子搭載部17に導電性ペースト18を用いて半
導体素子20を搭載した状態である。図5(b)は、次
に、ワイヤボンディングにより半導体素子20と金属膜
16とを電気的に接続した状態である。ワイヤボンディ
ングの際には、半導体素子20の電極端子と凹部14の
底部の金属膜16の内面とをボンディングする。22が
ボンディングワイヤである。なお、ワイヤボンディング
によって半導体素子20と金属膜16とを接続する他の
方法として、凹部14の底部の金属膜16の内面にあら
かじめ金バンプを形成しておき、この金バンプ上に金ワ
イヤをワイヤボンディングして接続する方法も可能であ
る。
FIG. 5 shows a process of mounting the semiconductor element 20 on the metal frame formed as described above and sealing it with a resin to manufacture a semiconductor device. FIG. 5A shows a state where the semiconductor element 20 is mounted on the element mounting portion 17 of the metal frame 40 using the conductive paste 18. FIG. 5B shows a state in which the semiconductor element 20 and the metal film 16 are electrically connected by wire bonding. At the time of wire bonding, the electrode terminals of the semiconductor element 20 are bonded to the inner surface of the metal film 16 at the bottom of the recess 14. 22 is a bonding wire. As another method of connecting the semiconductor element 20 and the metal film 16 by wire bonding, a gold bump is previously formed on the inner surface of the metal film 16 at the bottom of the concave portion 14, and the gold wire is placed on the gold bump. A bonding method is also possible.

【0017】図5(c)は、金属基材10の半導体素子2
0を搭載した面を樹脂封止した状態を示す。この樹脂封
止の際には、半導体素子20、ボンディングワイヤ22
及び金属膜16(凹部14)を封止するよう樹脂成形す
る。樹脂封止金型を用いた樹脂封止により、凹部14内
に樹脂が充填され、樹脂封止部24が一体に樹脂成形さ
れる。図5(d)は、樹脂封止が終了した後、金属基材1
0を塩化第2鉄を主成分とするエッチング液により溶解
して除去し、半導体装置を得た状態を示す。金属基材1
0を溶解して除去することにより、樹脂封止部24に半
導体素子20及びボンディングワイヤ22が封止される
とともに、樹脂封止部24の実装面側の外面に外部接続
端子26がバンプ状に突出して形成された半導体装置が
得られる。
FIG. 5C shows the semiconductor element 2 on the metal base 10.
0 shows a state in which the surface on which No. 0 is mounted is sealed with resin. At the time of this resin sealing, the semiconductor element 20, the bonding wire 22
Then, resin molding is performed so as to seal the metal film 16 (the concave portion 14). The resin is filled in the concave portion 14 by resin sealing using a resin sealing mold, and the resin sealing portion 24 is integrally molded with the resin. FIG. 5 (d) shows that the metal base 1
0 is dissolved and removed with an etching solution containing ferric chloride as a main component to obtain a semiconductor device. Metal substrate 1
By dissolving and removing 0, the semiconductor element 20 and the bonding wires 22 are sealed in the resin sealing portion 24, and the external connection terminals 26 are formed in a bump shape on the outer surface on the mounting surface side of the resin sealing portion 24. A protruding semiconductor device is obtained.

【0018】外部接続端子26は、樹脂封止した際に凹
部14に樹脂が充填されることによってバンプ状に成形
される樹脂バンプ部24aの外表面に金属膜16が被着
されて形成されている。金属膜16の周縁部には図2
(b)に示すように係止部16aが形成されているから、
樹脂封止の際に係止部16aが樹脂中にくい込んで樹脂
成形され、金属膜16が樹脂バンプ部24aから剥離し
たり脱落したりすることを防止する。なお、樹脂バンプ
部24aの基部には、金属膜16に潰し加工を施した際
に金属基材10の表面に形成された段差32による突部
24bが形成される。
The external connection terminals 26 are formed by covering the outer surface of a resin bump portion 24a which is formed into a bump shape by filling the concave portion 14 with a resin when the resin is sealed. I have. FIG. 2 shows the peripheral portion of the metal film 16.
Since the locking portion 16a is formed as shown in (b),
At the time of resin sealing, the locking portion 16a is molded into the resin by getting into the resin, thereby preventing the metal film 16 from peeling off or falling off from the resin bump portion 24a. At the base of the resin bump portion 24a, a protrusion 24b is formed by a step 32 formed on the surface of the metal base material 10 when the metal film 16 is crushed.

【0019】本実施形態の半導体装置によれば、金属膜
16の周縁部に係止部16aを設けて金属膜16の剥離
あるいは脱落を防止したことにより、金属膜16の内面
を荒らして粗面化することによって金属膜16と樹脂と
の密着性を向上させるといった必要がなくなり、ワイヤ
ボンディング性を重視した金属膜16の構成とすること
ができ、半導体素子20と外部接続端子16とを確実に
電気的に接続することが可能になる。また、半導体素子
20の樹脂封止に使用する樹脂材として、金属膜16と
の密着性よりも放熱性を重視した材料を選ぶといったこ
とが可能になり、これによって半導体装置の信頼性を向
上させることが可能になる。
According to the semiconductor device of the present embodiment, the locking portion 16a is provided at the peripheral portion of the metal film 16 to prevent the metal film 16 from peeling off or falling off, so that the inner surface of the metal film 16 is roughened. This eliminates the need to improve the adhesion between the metal film 16 and the resin, and allows the metal film 16 to be configured with an emphasis on wire bonding properties, so that the semiconductor element 20 and the external connection terminals 16 can be reliably connected. It becomes possible to connect electrically. In addition, as a resin material used for resin sealing of the semiconductor element 20, it is possible to select a material in which heat dissipation is more important than adhesion to the metal film 16, thereby improving the reliability of the semiconductor device. It becomes possible.

【0020】なお、半導体素子を搭載する金属フレーム
は種々の形状に形成することができ、これによって半導
体装置も任意の形状に形成することができる。図6に示
す半導体装置の製造方法は、凹部状の素子搭載部を形成
した金属フレームを使用して半導体装置を製造すること
を特徴とする。図6(a)は、金属基材10の表面にエッ
チング用のレジストパターン12を形成し、ハーフエッ
チングにより外部接続端子を形成するための凹部14と
半導体素子20を搭載する素子搭載用凹部50を形成し
た状態である。図6(b)は、めっき用のレジスト13に
よって金属基材10の表面を被覆し、めっきを施して凹
部14の内面と素子搭載凹部50の内面を金属膜16、
52によって被覆した状態である。金属膜16、52は
適宜めっきを順次施すことによって複数の層構成とする
ことができる。
Incidentally, the metal frame on which the semiconductor element is mounted can be formed in various shapes, whereby the semiconductor device can also be formed in any shape. The method for manufacturing a semiconductor device shown in FIG. 6 is characterized in that the semiconductor device is manufactured using a metal frame in which a recessed element mounting portion is formed. FIG. 6A shows that a resist pattern 12 for etching is formed on the surface of the metal substrate 10, and a concave portion 14 for forming an external connection terminal by half-etching and a device mounting concave portion 50 for mounting the semiconductor device 20. It is in a formed state. FIG. 6B shows a state in which the surface of the metal base material 10 is covered with a plating resist 13, and the inner surface of the concave portion 14 and the inner surface of the element mounting concave portion 50 are plated with a metal film 16.
52. The metal films 16 and 52 can be formed into a plurality of layers by sequentially performing appropriate plating.

【0021】図6(c)は、本発明に係る半導体装置の製
造方法において特徴的な工程で、凹部14及び素子搭載
凹部50の開口縁に潰し加工を施し、凹部14及び素子
搭載凹部50の内面を被覆する金属膜16、52の周縁
部に係止部16a、52aを形成した状態である。この
ようにして形成した金属フレーム40に半導体素子20
を接着剤層を介して搭載し、金属フレーム40の半導体
素子20を搭載した面を樹脂封止し(図6(d))、樹脂
封止した後、金属フレーム40を溶解して除去すること
によって樹脂封止部24の外面から外部接続端子26が
バンプ状に突出した半導体装置を得ることができる。
FIG. 6C shows a characteristic step in the method of manufacturing a semiconductor device according to the present invention, in which the opening edges of the concave portion 14 and the element mounting concave portion 50 are crushed to form the concave portion 14 and the element mounting concave portion 50. The locking portions 16a and 52a are formed on the peripheral edges of the metal films 16 and 52 covering the inner surfaces. The semiconductor element 20 is mounted on the metal frame 40 thus formed.
Is mounted via an adhesive layer, the surface of the metal frame 40 on which the semiconductor element 20 is mounted is resin-sealed (FIG. 6D), and after the resin sealing, the metal frame 40 is dissolved and removed. Thus, a semiconductor device in which the external connection terminals 26 protrude from the outer surface of the resin sealing portion 24 in a bump shape can be obtained.

【0022】本実施形態の半導体装置は素子搭載凹部5
0に半導体素子20を搭載して半導体素子20の搭載位
置を低くすることにより半導体装置の薄型化を図ること
が可能になる。また、素子搭載凹部50を半導体素子2
0が搭載される中央部が一段低位となる形状に形成し、
半導体素子20から素子搭載凹部50の内面を被覆する
金属膜52の段差部分にワイヤボンディング可能とする
ことにより、金属膜52を接地電位あるいは電源電位と
して半導体素子20と接地電位等とを容易に電気的に接
続することが可能となる。
The semiconductor device according to the present embodiment has an element mounting recess 5.
By mounting the semiconductor element 20 at 0 and lowering the mounting position of the semiconductor element 20, the thickness of the semiconductor device can be reduced. Further, the device mounting recess 50 is connected to the semiconductor device 2.
The center part where 0 is mounted is formed in a shape that is one step lower,
Since the semiconductor element 20 can be wire-bonded to a stepped portion of the metal film 52 covering the inner surface of the element mounting recess 50, the semiconductor element 20 and the ground potential can easily be electrically connected with the metal film 52 as a ground potential or a power supply potential. It is possible to make a connection.

【0023】本実施形態の半導体装置の場合も、上述し
た実施形態と同様に、樹脂バンプ部24aの外表面を被
覆する金属膜16の剥離あるいは脱落を効果的に防止す
ることができる。また、半導体素子20が搭載される金
属膜52についても係止部52aを形成したことによっ
て樹脂封止部24から金属膜52が剥離することを防止
することができ、半導体装置の信頼性を向上させること
ができる。
In the case of the semiconductor device of this embodiment, similarly to the above-described embodiment, the peeling or falling off of the metal film 16 covering the outer surface of the resin bump portion 24a can be effectively prevented. Also, the metal film 52 on which the semiconductor element 20 is mounted can be prevented from peeling from the resin sealing portion 24 by forming the locking portion 52a, thereby improving the reliability of the semiconductor device. Can be done.

【0024】[0024]

【発明の効果】本発明に係る半導体装置によれば、上述
したように、外部接続端子を構成する金属膜の剥離や脱
落を効果的に防止することができ、信頼性の高い半導体
装置として提供することができる。また、本発明に係る
半導体装置の製造方法によれば、金属膜に容易に係止部
を形成することができ、金属膜の剥離や脱落を防止した
信頼性の高い半導体装置を製造することが可能になる。
また、これによって、確実にワイヤボンディングでき、
放熱性にすぐれた半導体装置を提供することが可能にな
る。
According to the semiconductor device of the present invention, as described above, the metal film forming the external connection terminal can be effectively prevented from peeling or falling off, and is provided as a highly reliable semiconductor device. can do. Further, according to the method for manufacturing a semiconductor device according to the present invention, a locking portion can be easily formed on a metal film, and a highly reliable semiconductor device in which peeling or falling off of a metal film is prevented can be manufactured. Will be possible.
This also ensures wire bonding,
It is possible to provide a semiconductor device having excellent heat dissipation.

【図面の簡単な説明】[Brief description of the drawings]

【図1】半導体装置の製造に用いる金属フレームを製造
する工程を示す説明図である。
FIG. 1 is an explanatory view showing a step of manufacturing a metal frame used for manufacturing a semiconductor device.

【図2】金属膜の周縁部に係止部を形成する工程を示す
説明図である。
FIG. 2 is an explanatory view showing a process of forming a locking portion on a peripheral portion of a metal film.

【図3】半導体装置の製造に用いる金属フレームの例を
示す平面図である。
FIG. 3 is a plan view showing an example of a metal frame used for manufacturing a semiconductor device.

【図4】金属フレームを拡大して示す説明図である。FIG. 4 is an explanatory view showing a metal frame in an enlarged manner.

【図5】金属フレームを用いて半導体装置を製造する実
施形態を示す説明図である。
FIG. 5 is an explanatory diagram showing an embodiment in which a semiconductor device is manufactured using a metal frame.

【図6】金属フレームを用いて半導体装置を製造する他
の実施形態を示す説明図である。
FIG. 6 is an explanatory view showing another embodiment of manufacturing a semiconductor device using a metal frame.

【図7】半導体装置の従来の製造方法を示す説明図であ
る。
FIG. 7 is an explanatory view showing a conventional method for manufacturing a semiconductor device.

【符号の説明】[Explanation of symbols]

10 金属基材 11 レジスト 12 レジストパターン 13 レジスト 14 凹部 16 金属膜 16a 係止部 17 素子搭載部 18 導電性ペースト 20 半導体素子 22 ボンディングワイヤ 24 樹脂封止部 24a 樹脂バンプ部 24b 突部 26 外部接続端子 30 ポンチ 40 金属フレーム REFERENCE SIGNS LIST 10 metal base material 11 resist 12 resist pattern 13 resist 14 concave portion 16 metal film 16 a locking portion 17 element mounting portion 18 conductive paste 20 semiconductor element 22 bonding wire 24 resin sealing portion 24 a resin bump portion 24 b protrusion 26 external connection terminal 30 punch 40 metal frame

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 半導体素子を樹脂封止する樹脂封止部の
実装面側に樹脂封止部と一体に複数の樹脂バンプ部が形
成され、該樹脂バンプ部の外表面が金属膜により被覆さ
れるとともに、該金属膜の内面と半導体素子の電極端子
とがワイヤボンディングされてなる半導体装置におい
て、 前記樹脂バンプ部の基部を被覆する金属膜の周縁部が、
前記樹脂バンプ部を形成する樹脂中に延在する係止部に
形成されていることを特徴とする半導体装置。
A plurality of resin bumps are formed integrally with a resin sealing portion on a mounting surface side of a resin sealing portion for resin sealing a semiconductor element, and an outer surface of the resin bump portion is covered with a metal film. In addition, in a semiconductor device in which an inner surface of the metal film and an electrode terminal of a semiconductor element are wire-bonded, a peripheral portion of the metal film covering a base of the resin bump portion is
A semiconductor device characterized by being formed in a locking portion extending in a resin forming the resin bump portion.
【請求項2】 前記係止部が、前記金属膜の周縁部の全
周に形成されていることを特徴とする請求項1記載の半
導体装置。
2. The semiconductor device according to claim 1, wherein said locking portion is formed around the entire periphery of said metal film.
【請求項3】 金属基材の一方の面の素子搭載部の近傍
に、該素子搭載部に搭載する半導体素子と電気的に接続
される外部接続端子の平面配置に合わせて凹部を形成
し、 該凹部の内面を前記金属基材を溶解するエッチング液で
溶解されない金属からなる金属膜によって被覆した後、 前記凹部の開口縁に潰し加工を施して金属膜の周縁部が
凹部の内側に突出する係止部を形成し、 該係止部を形成した金属基材の一方の面の素子搭載部に
半導体素子を搭載して、 該半導体素子の電極端子と前記金属膜の内面とをワイヤ
ボンディングし、 前記半導体素子、ボンディングワイヤ及び凹部を含む前
記金属基材の一方の面側を樹脂封止した後、 前記金属基材を溶解して除去し、前記金属膜を露出させ
ることを特徴とする半導体装置の製造方法。
3. A concave portion is formed on one surface of the metal substrate in the vicinity of the element mounting portion in accordance with a planar arrangement of an external connection terminal electrically connected to a semiconductor element mounted on the element mounting portion, After covering the inner surface of the concave portion with a metal film made of a metal that is not dissolved by an etching solution that dissolves the metal base material, the opening edge of the concave portion is subjected to crushing processing so that the peripheral portion of the metal film projects inside the concave portion. A locking portion is formed, a semiconductor element is mounted on an element mounting portion on one surface of the metal base on which the locking portion is formed, and an electrode terminal of the semiconductor element and an inner surface of the metal film are wire-bonded. A semiconductor characterized in that after one surface side of the metal base including the semiconductor element, the bonding wire and the concave portion is resin-sealed, the metal base is dissolved and removed to expose the metal film. Device manufacturing method.
【請求項4】 前記凹部の内面に、金めっき、パラジウ
ムめっき、ニッケルめっき及びパラジウムめっきの順に
めっきを施して金属膜を形成することを特徴とする請求
項3記載の半導体装置の製造方法。
4. The method for manufacturing a semiconductor device according to claim 3, wherein a metal film is formed by plating the inner surface of the concave portion in the order of gold plating, palladium plating, nickel plating and palladium plating.
JP2000180382A 2000-06-15 2000-06-15 Semiconductor device and manufacturing method thereof Expired - Fee Related JP3621869B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000180382A JP3621869B2 (en) 2000-06-15 2000-06-15 Semiconductor device and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000180382A JP3621869B2 (en) 2000-06-15 2000-06-15 Semiconductor device and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JP2001358254A true JP2001358254A (en) 2001-12-26
JP3621869B2 JP3621869B2 (en) 2005-02-16

Family

ID=18681494

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000180382A Expired - Fee Related JP3621869B2 (en) 2000-06-15 2000-06-15 Semiconductor device and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JP3621869B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006093575A (en) * 2004-09-27 2006-04-06 Hitachi Cable Ltd Semiconductor device and its manufacturing method
US7659634B2 (en) 2003-01-16 2010-02-09 Panasonic Corporation Lead frame, method of manufacturing the same, semiconductor device using lead frame and method of manufacturing semiconductor device
JP2011187742A (en) * 2010-03-09 2011-09-22 Sumitomo Metal Mining Co Ltd Substrate for mounting semiconductor element, and method of manufacturing the same

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7659634B2 (en) 2003-01-16 2010-02-09 Panasonic Corporation Lead frame, method of manufacturing the same, semiconductor device using lead frame and method of manufacturing semiconductor device
US7723161B2 (en) 2003-01-16 2010-05-25 Panasonic Corporation Lead frame, method of manufacturing the same, semiconductor device using lead frame and method of manufacturing semiconductor device
JP2006093575A (en) * 2004-09-27 2006-04-06 Hitachi Cable Ltd Semiconductor device and its manufacturing method
JP2011187742A (en) * 2010-03-09 2011-09-22 Sumitomo Metal Mining Co Ltd Substrate for mounting semiconductor element, and method of manufacturing the same
TWI500122B (en) * 2010-03-09 2015-09-11 Sh Materials Co Ltd Semiconductor package substrate and manufacturing method of the same

Also Published As

Publication number Publication date
JP3621869B2 (en) 2005-02-16

Similar Documents

Publication Publication Date Title
JP3691993B2 (en) Semiconductor device and manufacturing method thereof, carrier substrate and manufacturing method thereof
KR101037997B1 (en) A semiconductor die package, a substrate for semiconductor die pachage, and a forming method thereof, and a manufacturing method and a processing method of a lead fram structure
EP1921674A1 (en) Semiconductor device and method for manufacturing same
JP3897704B2 (en) Lead frame
US9679835B2 (en) Method of manufacturing resin-encapsulated semiconductor device, and lead frame
KR100630581B1 (en) Manufacturing method of carrier substrate for producing semiconductor device, and semiconductor device and manufacturing method thereof
JP4362163B2 (en) Manufacturing method of semiconductor device
JP2001345414A (en) Lead frame, semiconductor device and its manufacturing method, circuit board, and electronic equipment
JP2000150702A (en) Manufacture of semiconductor device
CN108074903B (en) Lead frame and electronic component device
JP7391694B2 (en) Lead frame, semiconductor device, and lead frame manufacturing method
JP3137323B2 (en) Semiconductor device and manufacturing method thereof
JP2017163106A (en) Lead frame assembly substrate and semiconductor device assembly
TW200826206A (en) Semiconductor fabrication method and structure thereof
JP3621869B2 (en) Semiconductor device and manufacturing method thereof
JP2022168143A (en) Semiconductor device substrate and semiconductor device
JP6676854B2 (en) Lead frame, and method of manufacturing lead frame and semiconductor device
JP4283240B2 (en) Manufacturing method of semiconductor device
JP3522403B2 (en) Semiconductor device
CN107658286B (en) Substrate for mounting semiconductor element, semiconductor device, and method for manufacturing semiconductor device
JP2001077268A (en) Resin sealed semiconductor device and manufacture thereof
JP3569642B2 (en) Semiconductor device carrier substrate, method of manufacturing the same, and method of manufacturing a semiconductor device
JPH11345895A (en) Semiconductor device, lead frame and manufacturing method thereof
JP6923299B2 (en) Semiconductor devices and methods for manufacturing semiconductor devices
JP3820991B2 (en) Semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040811

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040817

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041018

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20041116

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20041119

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 3621869

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071126

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081126

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091126

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091126

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101126

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111126

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121126

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131126

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees