JP2001242484A - Liquid crystal display panel and its manufacturing method - Google Patents

Liquid crystal display panel and its manufacturing method

Info

Publication number
JP2001242484A
JP2001242484A JP2000050229A JP2000050229A JP2001242484A JP 2001242484 A JP2001242484 A JP 2001242484A JP 2000050229 A JP2000050229 A JP 2000050229A JP 2000050229 A JP2000050229 A JP 2000050229A JP 2001242484 A JP2001242484 A JP 2001242484A
Authority
JP
Japan
Prior art keywords
bus line
data bus
liquid crystal
crystal display
display panel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2000050229A
Other languages
Japanese (ja)
Other versions
JP4498522B2 (en
Inventor
Shogo Hayashi
Yoichi Hirose
Yoji Nagase
陽一 広瀬
省吾 林
洋二 長瀬
Original Assignee
Fujitsu Ltd
富士通株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, 富士通株式会社 filed Critical Fujitsu Ltd
Priority to JP2000050229A priority Critical patent/JP4498522B2/en
Publication of JP2001242484A publication Critical patent/JP2001242484A/en
Application granted granted Critical
Publication of JP4498522B2 publication Critical patent/JP4498522B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To enhance display quality of a liquid crystal display panel by preventing occurrence of light leakage from a pixel electrode which does not contribute to displaying of the liquid crystal display panel. SOLUTION: A light-shielding pattern 7 for covering the pixel electrode 4, which does not contribute to the display of the most outer side lined in a data bus line 6 direction, is provided.

Description

DETAILED DESCRIPTION OF THE INVENTION

[0001]

BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a liquid crystal display panel and a method of manufacturing the same, and more particularly, to a liquid crystal display panel having improved display quality.

[0002]

2. Description of the Related Art In recent years, liquid crystal display devices have been widely used as display devices for personal computers, televisions, digital cameras, etc., taking advantage of their advantages such as thinness and lightness, low voltage driving, and low power consumption. A liquid crystal display panel constituting a liquid crystal display device generally has a structure in which liquid crystal is sealed between two transparent substrates such as glass, and one substrate (CF substrate) has a black matrix, a color filter, a common electrode, and an alignment film. Are formed on the other substrate (TFT substrate).
TFTs), gate bus lines, data bus lines, pixel electrodes, alignment films, and the like. A sealing material is applied to either one of the two transparent substrates so as to surround the display area while leaving an opening for injecting liquid crystal, and a sphere or a columnar spacer is scattered. Between the substrates. Thereafter, when the pressure is returned to the atmospheric pressure in a state in which the liquid crystal injection opening is immersed in the liquid crystal in a vacuum, the liquid crystal is injected between the substrates due to the pressure difference. Next, a liquid crystal display panel is completed by applying a thermosetting or ultraviolet curable resin (sealing material) to the opening and sealing the opening.

In a TFT liquid crystal display device, a plurality of gate bus lines are sequentially driven from a gate drive circuit, and TFTs connected to the driven gate bus lines are turned on, and signals are transmitted from the data drive circuit via the data bus lines. A so-called line-sequential driving method is adopted in which each pixel maintains the state of the applied data signal during one frame period in which a voltage is applied to the pixel electrode and then the same gate bus line is driven.

By the way, in order to prevent flicker of the liquid crystal display, it is necessary to apply an inverted data voltage to an adjacent pixel electrode in both the gate bus line direction and the data bus line direction. For this reason, the data voltage from the data drive circuit is frequently inverted every time the gate bus line is driven. However, with the increase in size and definition of the liquid crystal panel, this has become a heavy burden on the data drive circuit.
Also, while driving the previous gate bus line, the pixel electrode of the next gate bus line is pre-charged in advance,
It has also been difficult to employ a driving method that hastens the response time of display.

In order to avoid the need to invert the voltage of the data drive circuit for at least one frame period, a liquid crystal that transmits signals from the data bus line to the pixel electrodes arranged in the direction of each data bus line is sequentially distributed right and left from the data bus line. There is a display panel.

However, in order to prevent a delay difference between signals transmitted from the data driving circuit to the pixel electrodes, it is necessary to make the driving load on all data bus lines the same as viewed from the data driving circuit. . For this reason, it is necessary to connect the outermost pixel electrodes which do not actually contribute to the liquid crystal display in the data bus line direction.

[0007] Such a conventional TFT of a liquid crystal display panel
FIG. 4 shows an example of a plan view of the substrate.

In FIG. 4, a plurality of gate bus lines 3 (six in FIG. 4 for simplicity of description) connected to a gate drive circuit 1 are connected to a plurality of gate bus lines 3 connected to a data drive circuit 2. Data bus lines 6 are formed to intersect with an insulating layer interposed therebetween. A TFT 5 is arranged near each intersection, and the pixel electrode 4 is connected to the TFT 5. Each of the data bus lines 6 is connected to the pixel electrodes 4 arranged in the direction of the data bus line 6 and to the left and right every other one via the TFT 5. The six leftmost pixel electrodes 4 arranged in the direction of the data bus line 6 and the six rightmost pixel electrodes 4 are pixel electrodes which do not contribute to the liquid crystal display.

[0009]

In the conventional liquid crystal display panel as described above, the outermost pixel electrodes arranged in the data bus line direction and not contributing to the display are driven by the data bus line signals, and The light transmittance of the liquid crystal changed. Originally, the outermost pixel electrode that does not contribute to this display is shielded from light by the black matrix of the CF substrate that is placed opposite, but a black matrix that has a low light blocking ratio, such as a resin, is used. In such a case, the change in the transmittance is visually recognized as light leakage, thereby deteriorating the display quality of the liquid crystal display device.

[0010]

According to the present invention, a plurality of gate bus lines are provided on a substrate and a plurality of data buses intersecting the gate bus lines via an insulating layer. A line, a switch element disposed at each intersection, and a pixel electrode connected to the switch element. Line-sequentially sequentially allocating left and right from the data bus line to pixel electrodes arranged on both sides in the data bus line direction. In the liquid crystal display panel for transmitting signals to the pixels, a light-shielding pattern that covers pixel electrodes that do not contribute to the outermost display arranged in the data bus line direction is provided. Claim 2
In the invention of the present invention, a plurality of gate bus lines on the substrate, a plurality of data bus lines intersecting the gate bus line via an insulating layer, and a switch element disposed at each intersection,
A method of manufacturing a liquid crystal display panel having a pixel electrode connected to these switch elements and sequentially transmitting a signal line-sequentially to the pixel electrodes arranged on both sides in the direction of the data bus line by sequentially allocating the data bus line to the left and right. The light shielding pattern covering the outermost pixel electrodes arranged in the data bus line direction and not contributing to display is formed in the same step as the step of forming the gate bus lines. Claim 3
In the invention of the present invention, a plurality of gate bus lines on the substrate, a plurality of data bus lines intersecting the gate bus line via an insulating layer, and a switch element disposed at each intersection,
A method of manufacturing a liquid crystal display panel having a pixel electrode connected to these switch elements and sequentially transmitting a signal line-sequentially to the pixel electrodes arranged on both sides in the direction of the data bus line by sequentially allocating the data bus line to the left and right. A light-shielding pattern covering pixel electrodes which do not contribute to display on the outermost side arranged in the data bus line direction is formed in the same step as the step of forming the data bus line.

That is, according to the present invention, by providing a light-shielding pattern for covering a pixel electrode which does not contribute to the liquid crystal display on the TFT substrate, the occurrence of light leakage is reliably prevented and the display quality is improved. Furthermore, by using the same material as the material of the electrodes and wiring constituting the liquid crystal display panel as the material of the light-shielding pattern, it can be formed in the same process as the formation of the electrodes and wiring of the conventional liquid crystal display panel. Does not increase.

[0012]

Embodiments of the present invention will be described below. FIG. 1 is a plan view of a TFT substrate of a liquid crystal display panel according to an embodiment of the present invention, and FIG. 2 is a partially enlarged plan view of a pixel region in FIG. As shown in FIGS. 1 and 2, in the present invention, the leftmost six pixel electrodes 4 and the rightmost column six pixel electrodes 4 are arranged in the data bus line 6 direction.
Are formed. Next, a manufacturing process for forming the light shielding pattern 7 will be described with reference to FIG. FIG. 3 is a cross-sectional view taken along the line XY in FIG. 1, and FIG.
FIG. 3B shows an embodiment in which the light-shielding pattern 7 is formed in the same step as the step of forming the data bus line 6. is there. Referring to FIG. 3A, although not shown, a metal (for example, aluminum) serving as a gate film is formed over a cleaned glass substrate by sputtering or plasma CVD to remove dust, alkali, and the like. Next, a light-sensitive resist is applied thereon by spin coating or the like, and exposure is performed through an exposure mask. In addition to the conventional gate electrode and gate bus line, the exposure mask has a light shielding characteristic of the present invention. A pattern is provided and is exposed simultaneously with the gate electrode and the gate bus line. Next, the light-irradiated portion of the resist is immersed in a developing solution and removed, and then the aluminum film of the portion not covered with the resist is removed by etching. Next, the remaining resist is stripped with a resist stripper, and FIG.
The light shielding pattern 7 of (A) is formed. Note that FIG.
The gate electrode and the gate bus line formed at the same time are not shown in the cross-sectional view of FIG.

The manufacture of the TFT substrate will be described later.
According to the method of manufacturing the substrate, the pixel electrode 4 is formed via the gate insulating layer 8, the TFT 5, the data bus line 6, and the insulating layer 9, and an alignment film (not shown) is formed. Although not shown in FIG. 3A, the pixel electrode 4 and the data bus line 6 are connected to the TFT 5.

The embodiment shown in FIG.
Is formed in the same step as the formation of the data bus line 6 on the TFT substrate, and the material of the light-shielding pattern 7 is the same as that of the data bus line 6, but otherwise the embodiment of FIG. The detailed description is omitted because it conforms to the mode.

The TFT substrate is fixed to the opposing CF substrate with a sealing material as described above, liquid crystal is injected between the two substrates, and the injection port is sealed with a sealing material to complete a liquid crystal display panel. . As described above, in each of the embodiments of FIGS. 3A and 3B, in the present invention, the light-shielding pattern 7 that covers the outermost pixel electrode that does not contribute to the display arranged in the direction of the data bus line 6 of the liquid crystal display panel is provided. Therefore, these pixel electrodes 4
Is driven by the signal of the data bus line 6, even if the light transmittance of the liquid crystal changes, light leakage is reliably prevented, and the display quality of the liquid crystal display panel is improved.

The material of the light-shielding pattern is not limited to aluminum (Al), but is used for forming electrodes and wirings of a general TFT liquid crystal display panel, and has light-shielding properties such as titanium (Ti), chromium (Cr), and tungsten. (W), molybdenum (Mo) or the like can be used.

In the embodiment shown in FIG. 1, each data bus line 6 is connected to the pixel electrodes 4 arranged in the direction of the data bus line 6 and alternately left and right via the TFT 5. Is not limited to this,
Each data bus line 6 may be a TFT substrate which is connected to the pixel electrodes 4 arranged in the direction of the data bus line 6 and alternately left and right every two or every third via a TFT 5. The object is to form a light-shielding pattern 7 that covers the outermost pixel electrodes 4 that do not contribute to display.

[0018]

As described above, the present invention reliably eliminates light leakage by providing a light-shielding pattern that covers a pixel electrode that does not contribute to liquid crystal display on a TFT substrate. In addition, there is no increase in the number of manufacturing steps for this, and this greatly contributes to improvement in display quality of the liquid crystal display device.

[Brief description of the drawings]

FIG. 1 shows a TFT of a liquid crystal display panel according to an embodiment of the present invention.
It is a top view of a board.

FIG. 2 is a partially enlarged plan view of FIG.

FIG. 3 is a view illustrating a liquid crystal display panel according to an embodiment of the present invention;
It is sectional drawing of an FT board.

FIG. 4 is a plan view of a TFT substrate of a conventional liquid crystal display panel.

[Explanation of symbols]

 3 gate bus line 4 pixel electrode 5 TFT 6 data bus line 7 light shielding pattern

 ────────────────────────────────────────────────── ─── Continuing on the front page (72) Inventor Yoichi Hirose 4-1-1, Kamiodanaka, Nakahara-ku, Kawasaki-shi, Kanagawa F-term in Fujitsu Limited (Reference) 2H092 GA61 JA26 JA38 JA42 JA46 JB13 JB23 JB32 JB51 KA16 KA18 MA05 MA08 MA13 MA17 MA35 MA37 NA01 NA25 NA27 NA29 PA04 PA09 5C094 AA16 AA43 BA03 BA43 CA19 EA04 EA07 GB10 5F110 AA16 AA26 BB02 DD02 EE03 EE04 EE44 EE45 NN46 NN47 QQ08

Claims (3)

    [Claims]
  1. A plurality of gate bus lines on a substrate;
    A plurality of data bus lines intersecting with the gate bus line via an insulating layer, a switch element disposed at each intersection, and a pixel electrode connected to the switch element, both sides in the data bus line direction In a liquid crystal display panel that transmits signals in a line-sequential manner by sequentially sorting left and right from the data bus line to the pixel electrodes arranged in a row, the outermost pixel electrodes arranged in the data bus line direction and not contributing to display are covered with a light-shielding pattern. A liquid crystal display panel characterized in that:
  2. 2. A semiconductor device comprising: a plurality of gate bus lines on a substrate;
    A plurality of data bus lines intersecting with the gate bus line via an insulating layer, a switch element disposed at each intersection, and a pixel electrode connected to the switch element, both sides in the data bus line direction A method for manufacturing a liquid crystal display panel in which signals are sequentially and horizontally divided from the data bus line to the pixel electrodes arranged in a row to transmit signals line-sequentially, wherein the outermost pixel electrodes arranged in the data bus line direction that do not contribute to display are covered. A method for manufacturing a liquid crystal display panel, wherein a light-shielding pattern is formed in the same step as the step of forming the gate bus line.
  3. 3. A plurality of gate bus lines on a substrate,
    A plurality of data bus lines intersecting with the gate bus line via an insulating layer, a switch element disposed at each intersection, and a pixel electrode connected to the switch element, both sides in the data bus line direction A method for manufacturing a liquid crystal display panel in which signals are sequentially and horizontally divided from the data bus line to the pixel electrodes arranged in a row to transmit signals line-sequentially, wherein the outermost pixel electrodes arranged in the data bus line direction that do not contribute to display are covered. A method for manufacturing a liquid crystal display panel, wherein a light-shielding pattern is formed in the same step as the step of forming the data bus line.
JP2000050229A 2000-02-25 2000-02-25 Liquid crystal display panel and manufacturing method thereof Expired - Fee Related JP4498522B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000050229A JP4498522B2 (en) 2000-02-25 2000-02-25 Liquid crystal display panel and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000050229A JP4498522B2 (en) 2000-02-25 2000-02-25 Liquid crystal display panel and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JP2001242484A true JP2001242484A (en) 2001-09-07
JP4498522B2 JP4498522B2 (en) 2010-07-07

Family

ID=18572038

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000050229A Expired - Fee Related JP4498522B2 (en) 2000-02-25 2000-02-25 Liquid crystal display panel and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JP4498522B2 (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04309926A (en) * 1991-04-09 1992-11-02 Toshiba Corp Liquid crystal display device
JPH0561072A (en) * 1991-03-15 1993-03-12 Hitachi Ltd Liquid crystal display device
JPH1020335A (en) * 1996-07-01 1998-01-23 Sharp Corp Liquid crystal display device
JPH10213816A (en) * 1997-01-31 1998-08-11 Sharp Corp Active matrix type liquid crystal display device
JPH10311988A (en) * 1997-05-14 1998-11-24 Sony Corp Liquid crystal display device and its driving method
JPH11183925A (en) * 1997-12-19 1999-07-09 Seiko Epson Corp Liquid crystal device, and manufacture thereof

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0561072A (en) * 1991-03-15 1993-03-12 Hitachi Ltd Liquid crystal display device
JPH04309926A (en) * 1991-04-09 1992-11-02 Toshiba Corp Liquid crystal display device
JPH1020335A (en) * 1996-07-01 1998-01-23 Sharp Corp Liquid crystal display device
JPH10213816A (en) * 1997-01-31 1998-08-11 Sharp Corp Active matrix type liquid crystal display device
JPH10311988A (en) * 1997-05-14 1998-11-24 Sony Corp Liquid crystal display device and its driving method
JPH11183925A (en) * 1997-12-19 1999-07-09 Seiko Epson Corp Liquid crystal device, and manufacture thereof

Also Published As

Publication number Publication date
JP4498522B2 (en) 2010-07-07

Similar Documents

Publication Publication Date Title
JP6542986B2 (en) VA type COA liquid crystal display panel
US9703409B2 (en) Liquid crystal display device
US6950165B2 (en) In-plane switching mode liquid crystal display device
TWI290643B (en) Liquid crystal display device and method of fabricating the same
JP4720970B2 (en) Liquid crystal display device
JP3114065B2 (en) Liquid crystal display device and method of manufacturing the same
US5285301A (en) Liquid crystal display device having peripheral dummy lines
US6172733B1 (en) Liquid crystal display including conductive layer passing through multiple layers and method of manufacturing same
JP4047586B2 (en) Horizontal electric field type active matrix liquid crystal display device
KR100229613B1 (en) Lcd device and its manufacturing method
EP0555100B1 (en) An active matrix liquid crystal display
KR100887325B1 (en) Liquid crystal display
US6147722A (en) Liquid crystal display device with contact hole over shading line but offset from center
US6707524B2 (en) Fringe field switching mode liquid crystal display, and fabrication method therefor
JP4364952B2 (en) Manufacturing method of liquid crystal display device
JP4502806B2 (en) Upper substrate, liquid crystal display device having the same, and manufacturing method thereof
JP4354542B2 (en) Liquid crystal display device and manufacturing method thereof
US7639336B2 (en) In-plane switching mode liquid crystal display device
EP0745885B1 (en) An integrated dark matrix for an active matrix liquid crystal display and manufacturing method
US9310651B2 (en) Liquid crystal display device with first and second substrates sealed by sealing material with an end of protective material on second substrate being disposed between inner and outer wall surfaces of the sealing material
US6972812B2 (en) Liquid crystal display
DE4219665B4 (en) liquid-crystal display
KR100634768B1 (en) Liquid crystal display device
KR101335276B1 (en) Array substrat, display panel having the same and fabricating of display panel
DE4318028B4 (en) Liquid crystal display device and method for the production thereof

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20040527

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20040622

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20050712

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20050713

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20050722

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060810

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090428

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090804

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091001

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100413

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100414

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130423

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130423

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees