JP2000269562A - Multilayer piezoelectric ceramic - Google Patents

Multilayer piezoelectric ceramic

Info

Publication number
JP2000269562A
JP2000269562A JP11068770A JP6877099A JP2000269562A JP 2000269562 A JP2000269562 A JP 2000269562A JP 11068770 A JP11068770 A JP 11068770A JP 6877099 A JP6877099 A JP 6877099A JP 2000269562 A JP2000269562 A JP 2000269562A
Authority
JP
Japan
Prior art keywords
conductor
layer
layers
piezoelectric ceramic
laminated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP11068770A
Other languages
Japanese (ja)
Inventor
秀明 ▲高▼坂
Hideaki Kosaka
Hirofumi Sato
浩文 佐藤
Hiroyuki Uchiumi
博行 内海
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Tokin Hyogo Ltd
Original Assignee
Tokin Ceramics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokin Ceramics Corp filed Critical Tokin Ceramics Corp
Priority to JP11068770A priority Critical patent/JP2000269562A/en
Publication of JP2000269562A publication Critical patent/JP2000269562A/en
Withdrawn legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To avoid decrease in characteristics due to damages of external electrodes and also suppress occurrence of damages with respect to the external electrodes. SOLUTION: Multilayer single elements (multilayer piezoelectric ceramic single elements) 10, 11 and 12 are of the identical construction, excepting external input/output terminals 6A and 6B of the multilayer single element 10. The multilayer single elements 10, 11 and 12 are provided with leads 7A and 7B (internal connection conductors) which connect two or more points of the external electrodes 4A and 4B. When the multilayer single elements 10, 11 and 12 are stacked in the direction of the ceramic lamination and are connected, leads 91A and 91B (connecting conductor between single elements) connect conductive connecting parts 8A and 8B of the respective leads 91A and 91B. The leads 7A and 7B of inner connection conductor may be a whole surface conductor which cover the whole surface of the external electrodes 4A and 4B. Also, it is preferable that leads 7A, 7B, 91A and 91B exist in multitude or are metal rigid bodies, such as metal plates for prevention of cut of the external electrodes.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、三層以上の圧電セ
ラミック層それぞれに内部電極層を挟んで積層される積
層体とこの積層体の両側面それぞれに内部電極層を一層
おきに対向電極となるように形成する絶縁体層とこの絶
縁体層それぞれの上部を覆って内部電極層を電気的に接
続する一対の外部電極とにより形成される積層型圧電セ
ラミック単体、およびこの積層型圧電セラミック単体を
セラミック積層方向に複数段重ねて接続する積層型圧電
セラミックに関し、特に、外部電極の損傷に対して特性
の低下を回避できると共に外部電極の損傷発生を抑制で
きる積層型圧電セラミックに関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a laminated body which is laminated on three or more piezoelectric ceramic layers with an internal electrode layer interposed therebetween, and a counter electrode which is provided on both sides of the laminated body with an internal electrode layer provided every other layer. A multilayer piezoelectric ceramic unit formed by an insulator layer formed so as to form a pair of external electrodes for electrically connecting an internal electrode layer by covering an upper portion of each of the insulator layers, and the multilayer piezoelectric ceramic unit More particularly, the present invention relates to a laminated piezoelectric ceramic which can avoid deterioration of characteristics with respect to damage to external electrodes and can suppress occurrence of damage to external electrodes.

【0002】[0002]

【従来の技術】従来、この種の積層型圧電セラミックで
は、図5に示されるように、積層型圧電セラミック単体
(以後、積層単体と略称する)100は、例えば七層の
圧電セラミック層1それぞれが三層ずつの内部電極層2
A、2Bを交互に挟んで積層する積層体とこの積層体の
両側面それぞれに内部電極層2A、2Bを交互に対向電
極となるように形成する絶縁体層3A、3Bとこの絶縁
体層3A、3Bそれぞれの上部を覆って内部電極層2
A、2Bそれぞれの三層ずつを電気的に接続する外部電
極4A、4Bとにより形成されている。外部電極4A、
4Bそれぞれには、半田などの導電体により瘤状に形成
された入出力端子接続部5A、5Bそれぞれが外部入出
力端子6A、6Bを接続している。
2. Description of the Related Art Conventionally, in this type of laminated piezoelectric ceramic, as shown in FIG. 5, a laminated piezoelectric ceramic unit (hereinafter simply referred to as a laminated unit) 100 is composed of, for example, seven piezoelectric ceramic layers 1 respectively. Are three internal electrode layers 2 each
A, 2A, and 2B, and the insulator layers 3A, 3B and the insulator layers 3A, in which the internal electrode layers 2A, 2B are alternately formed as opposing electrodes on both side surfaces of the laminate. , 3B to cover the upper portions of the internal electrode layers 2
A and 2B are formed by external electrodes 4A and 4B which electrically connect three layers respectively. External electrode 4A,
The input / output terminal connection portions 5A and 5B formed in a bump shape by a conductor such as solder are connected to the external input / output terminals 6A and 6B, respectively.

【0003】また、図6に示されるように、積層単体1
00、101、102を積層方向に複数積み重ねて多段
接続する場合には、積層単体100、101、102そ
れぞれが有する外部電極4A、4Bの端部が半田などの
導電体で帯状に形成される外部電極接続部109A、1
09Bにより、電気的に直列接続される。積層単体10
1、102それぞれは、図5に示される積層単体100
において入出力端子接続部5A、5Bおよび外部入出力
端子6A、6Bが削除されたものである。
[0003] Further, as shown in FIG.
In the case where a plurality of layers 00, 101, and 102 are stacked in the stacking direction and connected in multiple stages, the external electrodes 4A and 4B of the stacks 100, 101, and 102 each have an end formed in a strip shape with a conductor such as solder. Electrode connecting portion 109A, 1
09B are electrically connected in series. Laminated single unit 10
1 and 102 are laminated single units 100 shown in FIG.
In this embodiment, the input / output terminal connection portions 5A and 5B and the external input / output terminals 6A and 6B are deleted.

【0004】[0004]

【発明が解決しようとする課題】上述した従来の積層型
圧電セラミックでは、積層単体の外部電極は、それぞれ
が一つの瘤状半田による入出力端子接続部で外部入出力
端子と接続されているため、外部電極がクラックなどに
より切断した場合、外部入出力端子と電気的導通のある
入出力端子接続部近傍部分の特性のみ確認でき、他の部
分の特性は確認できないという問題点がある。
In the above-mentioned conventional laminated piezoelectric ceramic, the external electrodes of the laminated single body are each connected to the external input / output terminal at the input / output terminal connection portion made of one bump solder. In addition, when the external electrode is cut by a crack or the like, there is a problem that only the characteristics in the vicinity of the input / output terminal connection portion that is electrically connected to the external input / output terminals can be confirmed, and the characteristics of other portions cannot be confirmed.

【0005】また、複数の積層単体を多段接続した場
合、直列に配置して外部電極を隣接同士を半田接続して
いるため、外部電極が切断した場合、この切断箇所まで
の特性のみが確認されることになる。
In addition, when a plurality of laminated units are connected in multiple stages, external electrodes are arranged in series and adjacent electrodes are connected by soldering. Therefore, when the external electrodes are cut, only the characteristics up to the cut point are confirmed. Will be.

【0006】図7には、外部入出力端子を有する積層単
体を一段目とし、図6の3段に更に2段重ねて5段構成
とした積層型圧電セラミックで、100ボルトの電圧を
最端部の積層単体の外部入出力端子から印加し、一つの
積層単体の外部電極が切断した場合の変位量特性が示さ
れている。この例によれば、正常な状態で変位量が値
「60」を示しているが、5段目から2段目までの積層
単体それぞれで外部電極が切断した場合には順次、変位
量は値「54、42、30、18」のように低下して、
外部入出力端子を有する積層単体で外部電極が切断した
場合には値「6」と、10%までに低下してしまう。
FIG. 7 shows a multi-layered piezoelectric ceramic having a five-stage structure in which a multi-layer structure having external input / output terminals is the first stage, and two stages are further superposed on the three stages of FIG. The displacement amount characteristic when the external electrode of one laminated single unit is cut off by applying the voltage from the external input / output terminal of the laminated single unit of FIG. According to this example, the displacement amount shows a value “60” in a normal state. However, when the external electrodes are cut off in each of the stacked single layers from the fifth stage to the second stage, the displacement amount becomes the value sequentially. "54, 42, 30, 18"
When the external electrode is cut by a laminate having an external input / output terminal, the value is reduced to "6", that is, to 10%.

【0007】本発明の課題は、このような問題点を解決
して、外部電極の損傷に対して特性の低下を回避でき、
更に外部電極の損傷発生を抑制できる積層型圧電セラミ
ックを提供することである。
The object of the present invention is to solve the above problems and to prevent the deterioration of the characteristics with respect to the damage of the external electrode.
It is still another object of the present invention to provide a laminated piezoelectric ceramic capable of suppressing the occurrence of damage to external electrodes.

【0008】[0008]

【課題を解決するための手段】本発明による積層型圧電
セラミックは、三層以上の圧電セラミック層それぞれに
内部電極層を挟んで積層される積層体とこの積層体の両
側面それぞれに前記内部電極層を一層おきに対向電極と
なるように形成する絶縁体層とこの絶縁体層それぞれの
上部を覆って前記内部電極層を一層置きに電気的に接続
する一対の外部電極とにより形成される積層型圧電セラ
ミックが、前記外部電極上の少なくとも二か所を接続す
る内部接続導電体を備える積層型圧電セラミック単体で
あり、または、上記内部接続導電体に代わり外部電極上
の全面を導電体で覆う全面導電体を備える積層型圧電セ
ラミック単体である。
According to the present invention, there is provided a laminated piezoelectric ceramic comprising a laminate laminated on three or more piezoelectric ceramic layers with an internal electrode layer interposed therebetween, and the internal electrodes on both side surfaces of the laminate. A laminate formed by an insulator layer formed so that every other layer becomes a counter electrode, and a pair of external electrodes covering the upper portion of each of the insulator layers and electrically connecting the internal electrode layers every other layer Type piezoelectric ceramic is a single-layer piezoelectric ceramic having an internal connection conductor for connecting at least two places on the external electrode, or covers the entire surface of the external electrode with a conductor instead of the internal connection conductor. This is a laminated piezoelectric ceramic simple substance including an entire surface conductor.

【0009】この結果、内部接続導電体が接続される外
部電極上で、例えば二か所が外部電極の端部にある場合
には外部電極の中間部の切断は特性に影響を与えること
がない。また、多数の内部接続導電体による多数の接続
箇所を設ける場合、または外部電極の全面を導電体で覆
う場合には外部電極の強化ともなり、外部電極の損傷発
生を抑制できる。
As a result, when the internal connection conductor is connected to the external electrode, for example, when two places are at the ends of the external electrode, the cutting of the intermediate part of the external electrode does not affect the characteristics. . Further, in the case where a large number of connection portions are provided by a large number of internal connection conductors, or in the case where the entire surface of the external electrode is covered with the conductor, the external electrode is strengthened and the occurrence of damage to the external electrode can be suppressed.

【0010】また、上記積層型圧電セラミック単体をセ
ラミック積層方向に複数段重ねて接続する積層型圧電セ
ラミックは、前記積層型圧電セラミック単体の外部電極
上で単体内部導電体を内部接続導電体または全面導電体
として形成する単体内部導電体と、複数の前記積層型圧
電セラミック単体それぞれの前記単体内部導電体を順次
接続する単体間接続導電体とを備えている。この構成に
より、上述した積層型圧電セラミック単体の特性を有し
ながら、更に単体間接続導電体および単体内部導電体が
多段積層される積層単体それぞれの外部電極を外部入出
力端子まで接続するので、積層単体の外部電極に切断が
あっても特性の変化は生じない。
Further, in the laminated piezoelectric ceramic in which a plurality of the laminated piezoelectric ceramics are stacked and connected in a ceramic laminating direction, a single internal conductor is connected on an external electrode of the laminated piezoelectric ceramic to an internal connecting conductor or the whole surface. A single internal conductor formed as a conductor and an inter-unit connecting conductor for sequentially connecting the single internal conductors of each of the plurality of multilayer piezoelectric ceramics are provided. With this configuration, while having the characteristics of the above-described laminated piezoelectric ceramic simple substance, the external electrodes of the laminated simple substance in which the inter-unit connecting conductor and the single internal conductor are further stacked in multiple stages are connected to the external input / output terminals. Even if the external electrode of the laminate alone is cut, no change in characteristics occurs.

【0011】また、三層以上の圧電セラミック層それぞ
れに内部電極層を挟んで積層される積層体とこの積層体
の両側面それぞれに前記内部電極層を一層おきに対向電
極となるように形成する絶縁体層とこの絶縁体層それぞ
れの上部を覆って前記内部電極層を電気的に接続する外
部電極とにより形成される従来の積層型圧電セラミック
単体をセラミック積層方向に複数段重ねて接続する積層
型圧電セラミックは、複数の前記積層型圧電セラミック
単体それぞれの前記外部電極上の一か所を順次接続する
単体間接続導電体を備えているだけでもよい。この構成
では、上述の積層単体を多段積層する場合と比較して機
能的には劣るが、特性の劣化を切断が生じた積層単体の
みに限定することができる。
Further, a laminated body laminated on each of three or more piezoelectric ceramic layers with an internal electrode layer interposed therebetween, and the internal electrode layers are formed on both side surfaces of the laminated body so as to serve as opposing electrodes every other layer. A laminate in which a plurality of conventional laminated piezoelectric ceramics each formed by an insulator layer and an external electrode covering an upper portion of each of the insulator layers and electrically connecting the internal electrode layer are stacked in a ceramic laminating direction and connected. The type piezoelectric ceramic may include only a single-unit connection conductor that sequentially connects one place on the external electrode of each of the plurality of single-layer piezoelectric ceramics. In this configuration, although the function is inferior to the case of stacking the above-described laminated single units in multiple stages, the deterioration of the characteristics can be limited to only the laminated single unit in which the cutting has occurred.

【0012】また、上述した内部接続導電体または単体
間接続導電体が金属導線および金属剛体の少なくとも一
方であることが好ましい。金属板のような金属剛体の場
合には金属導線と比較してより一層の機能の強化を図る
ことができる。
Preferably, the above-mentioned internal connection conductor or inter-unit connection conductor is at least one of a metal conductor and a metal rigid body. In the case of a rigid metal body such as a metal plate, the function can be further enhanced as compared with a metal conductor.

【0013】[0013]

【発明の実施の形態】次に、本発明の実施の形態につい
て図面を参照して説明する。
Next, embodiments of the present invention will be described with reference to the drawings.

【0014】図1は本発明の実施の一形態を示す積層型
圧電セラミック単体(積層単体)10の積層側面図であ
る。図1に示されるように、積層単体10は、例えば、
七層の圧電セラミック層1それぞれが各三層の内部電極
層2A、2Bを交互に挟んで積層する積層体と、この積
層体の両側面それぞれに内部電極層2A、2Bを交互に
対向電極となるように形成する各三層の絶縁体層3A、
3Bと、この絶縁体層3A、3Bそれぞれの上部を覆っ
て内部電極層2A、2Bそれぞれの三層ずつを電気的に
接続する一対の外部電極4A、4Bとにより形成されて
いる。外部電極4A、4Bそれぞれには、半田などの導
電体により瘤状に形成された入出力端子接続部5A、5
Bそれぞれが外部入出力端子6A、6Bを接続してい
る。以上の構成は従来と同様である。
FIG. 1 is a side view of a laminated piezoelectric ceramic single body (laminated single body) 10 according to an embodiment of the present invention. As shown in FIG. 1, the laminated unit 10 is, for example,
A laminate in which seven piezoelectric ceramic layers 1 are alternately laminated with three internal electrode layers 2A and 2B interposed therebetween, and the internal electrode layers 2A and 2B are alternately provided on both side surfaces of the laminate with a counter electrode. Each of three insulator layers 3A to be formed,
3B and a pair of external electrodes 4A and 4B which cover the upper portions of the insulator layers 3A and 3B and electrically connect the three internal electrode layers 2A and 2B respectively. Each of the external electrodes 4A and 4B has an input / output terminal connection portion 5A, 5
B connects the external input / output terminals 6A and 6B. The above configuration is the same as the conventional one.

【0015】従来と相違する点は、一対の外部電極4
A、4B表面上に、外部入出力端子6A、6Bを接続す
る瘤状の入出力端子接続部5A、5Bに加えて、内部接
続導電体の金属導線であるリード線7A、7Bを外部電
極4A、4Bに接続する半田によるそれぞれ一つの瘤状
の導電体接続部8A、8Bを追加したことである。
The difference from the prior art is that the pair of external electrodes 4
In addition to the knob-shaped input / output terminal connecting portions 5A and 5B for connecting the external input / output terminals 6A and 6B on the surfaces of the external electrodes 4A and 4B, lead wires 7A and 7B, which are metal conductors of internal connection conductors, are connected to the external electrodes 4A. , 4B, each of which has one bump-shaped conductor connecting portion 8A, 8B made of solder.

【0016】この構成の結果、例えば入出力端子接続部
5Aと導電体接続部8Aとの間の外部電極4Aの損傷切
断は、外部電極4Aの全面にわたる情報を外部入出力端
子6Aに入出力できるので、外部電極4Aの切断による
特性の変化を大幅に低減することができる。更に、リー
ド線7Aおよび導電体接続部8Aを追加することによ
り、外部電極4Aの表面が外部応力に対して強化される
ことになる。
As a result of this configuration, for example, when the external electrode 4A is damaged and cut between the input / output terminal connection portion 5A and the conductor connection portion 8A, information over the entire surface of the external electrode 4A can be input to and output from the external input / output terminal 6A. Therefore, a change in characteristics due to cutting of the external electrode 4A can be significantly reduced. Further, by adding the lead wire 7A and the conductor connecting portion 8A, the surface of the external electrode 4A is strengthened against external stress.

【0017】次に、図2に図1を併せ参照して複数の積
層単体を重ね合わせた積層型圧電セラミックについて説
明する。
Next, referring to FIG. 2 and FIG. 1, a multilayer piezoelectric ceramic in which a plurality of single layers are laminated will be described.

【0018】図2においては、積層単体10、11、1
2が積層方向に三層に重ねられ接続されている。積層単
体10は図1に示されるものである。積層単体11、1
2は図1に示される積層単体10から外部入出力端子6
A、6Bを除去し、入出力端子接続部5A、5Bを導電
体接続部8A、8Bに取り替えたものである。積層単体
10、11、12が上下関係の位置に多段接続され、最
下位に入出力端子接続部5A、5Bがある積層型圧電セ
ラミックの場合、各積層単体10、11の上部位置の導
電体接続部8A、8Bそれぞれと積層単体11、12の
下部位置の導電体接続部8A、8Bそれぞれとが単体間
接続導電体の金属導線であるリード線91A、91Bで
接続されている。従って、例えば、外部入出力端子6A
は、リード線7Aとリード線91Aとを交互に介して積
層単体10から積層単体12まで接続されている。
In FIG. 2, the laminated single bodies 10, 11, 1
2 are stacked and connected in three layers in the laminating direction. The laminated unit 10 is the one shown in FIG. Laminated single unit 11, 1
Reference numeral 2 denotes the external input / output terminal 6 from the laminated unit 10 shown in FIG.
A and 6B are removed, and the input / output terminal connection portions 5A and 5B are replaced with conductor connection portions 8A and 8B. In the case of a multi-layer piezoelectric ceramic in which the multi-layer units 10, 11, and 12 are connected in a multi-stage relationship in the upper-lower relationship and the input / output terminal connection units 5 </ b> A and 5 </ b> B are at the lowest position, the conductor connection at the upper position of each multi-layer unit The portions 8A and 8B and the conductor connecting portions 8A and 8B at the lower positions of the laminated units 11 and 12 are connected by lead wires 91A and 91B, which are metal conductors of the inter-unit connecting conductor. Therefore, for example, the external input / output terminal 6A
Are connected from the laminated unit 10 to the laminated unit 12 via the lead wires 7A and the lead wires 91A alternately.

【0019】この構成によれば、各積層単体で外部電極
が切断しても外部電極の全面を外部入出力端子に接続で
きるので、図7に、一つの積層単体の外部電極が切断し
た場合の変位量特性の例に示されるように、正常な状態
で変位量が値「60」を示している場合、5段目から2
段目までのいずれの積層単体で外部電極が切断しても変
位量は変わらず、値「60」である。
According to this configuration, even if the external electrode is cut off in each laminated unit, the entire surface of the external electrode can be connected to the external input / output terminal. As shown in the example of the displacement amount characteristic, when the displacement amount shows the value “60” in the normal state, the second to fifth stages
Even if the external electrode is cut in any one of the stacks up to the stage, the displacement amount does not change and the value is “60”.

【0020】上記説明では、各外部電極のリード線を1
本として説明したが、複数の導電体接続部を設けてリー
ド線を増加することにより更に機能および効果の向上を
期待することができる。
In the above description, the lead wire of each external electrode is
Although described as a book, further improvement in function and effect can be expected by providing a plurality of conductor connection portions and increasing the number of lead wires.

【0021】次に、図3に図5を併せ参照して、図2と
は別の積層型圧電セラミックの実施の形態について説明
する。
Next, an embodiment of a laminated piezoelectric ceramic different from that of FIG. 2 will be described with reference to FIG. 3 and FIG.

【0022】図3に示される積層単体20、21、22
は積層方向に三層に重ねられ接続されている。積層単体
20は図5に示されるものと同一である。積層単体2
1、22は図5に示される積層単体100から外部入出
力端子6A、6Bを除去し、入出力端子接続部5A、5
Bを導電体接続部8A、8Bに取り替えたものである。
積層単体20、21、22が上下関係の位置に多段接続
され、最下位に入出力端子接続部5A、5Bがある積層
型圧電セラミックの場合には各積層単体20、21、2
2において上下の位置関係にある入出力端子接続部5
A、5Bおよび導電体接続部8A、8Bが単体間接続導
電体の金属導線であるリード線92A、92Bにより接
続されている。
The laminated single bodies 20, 21, 22 shown in FIG.
Are stacked and connected in three layers in the stacking direction. The laminated unit 20 is the same as that shown in FIG. Laminated single unit 2
Reference numerals 1 and 22 denote external input / output terminals 6A and 6B from the laminated unit 100 shown in FIG.
B is replaced with conductor connection parts 8A and 8B.
In the case of a multi-layer piezoelectric ceramic in which the multi-layered units 20, 21, and 22 are connected in a multi-stage relationship in a vertical relationship, and have input / output terminal connecting portions 5A, 5B at the lowest level, the multi-layered units 20, 21, 2
2, the input / output terminal connection part 5 which is in a vertical positional relationship.
A, 5B and the conductor connection portions 8A, 8B are connected by lead wires 92A, 92B, which are metal conductors of the inter-unit connection conductor.

【0023】この構成では、外部電極が切断した積層単
体のみで特性の劣化を生じるので、図7に、一つの積層
単体の外部電極が切断した場合の変位量特性の例に示さ
れるように、正常な状態で変位量が値「60」を示して
いる場合、5段目から2段目までのいずれの積層単体で
外部電極が切断しても、変位量が一つ分の劣化量を示す
値「54」となることが確認できる。
In this configuration, the characteristics are degraded only by the laminated single unit where the external electrode is cut. Therefore, as shown in FIG. 7, as shown in the example of the displacement amount characteristic when the external electrode of one single laminated unit is cut, When the displacement amount shows a value “60” in a normal state, even if the external electrode is cut in any one of the stacked layers from the fifth stage to the second stage, the displacement amount shows a deterioration amount for one. It can be confirmed that the value becomes “54”.

【0024】次に図4に図1および図5を併せ参照して
上述の積層単体10、100とは別の積層単体30を説
明する。
Next, referring to FIG. 4 and FIGS. 1 and 5, a laminated unit 30 different from the above-described laminated units 10 and 100 will be described.

【0025】積層単体30は、図5の積層単体100の
外部電極4A、4Bそれぞれの表面の全面が単体内部導
電体の全面導電体73A、73Bとして、例えば半田で
覆うことができる。この状態は、多数の内部接続導電体
(7A、7B)を備えるために多数の導電体接続部(8
A、8B)を連続的に設けたことと同等である。この結
果、積層型圧電セラミック単体の亀裂または切断などの
障害の多くは回避される。
The entire surface of each of the external electrodes 4A and 4B of the laminated unit 100 in FIG. 5 can be covered with, for example, solder as the entire conductors 73A and 73B of the unit internal conductor. This condition is due to the large number of interconnecting conductors (8A, 7B) and the large number of conductor connections (8
A, 8B) are equivalent to being provided continuously. As a result, many obstacles such as cracking or cutting of the multilayer piezoelectric ceramic alone can be avoided.

【0026】上記説明では、内部接続導電体および単体
間接続導体として金属導線によるリード線を用いるとし
たが、金属板のような剛性を有する導体であってもよ
い。このような金属の剛性によりその使用部分が保護さ
れるので、積層型圧電セラミックは更に外部からの応力
または衝撃に対して、強化されることになる。
In the above description, a lead wire made of a metal conductor is used as the internal connection conductor and the inter-unit connection conductor. However, a rigid conductor such as a metal plate may be used. Since the used portion is protected by the rigidity of such a metal, the laminated piezoelectric ceramic is further strengthened against external stress or impact.

【0027】[0027]

【発明の効果】以上説明したように本発明によれば、外
部電極上の二か所以上を接続する内部接続導電体を備え
る積層型圧電セラミック単体であり、または、内部接続
導電体に代わり外部電極上の全面を導電体で覆う全面導
電体を備える積層型圧電セラミック単体である。
As described above, according to the present invention, there is provided a single-layer piezoelectric ceramic having an internal connection conductor for connecting two or more locations on an external electrode, or an external piezoelectric ceramic instead of an internal connection conductor. This is a single-layer piezoelectric ceramic having an entire conductor covering the entire surface of the electrode with a conductor.

【0028】この構成に基づき、内部接続導電体が接続
される外部電極上で、例えば二か所が外部電極の端部に
ある場合には外部電極の中間部の切断は特性に影響を与
えることがなく、また、多数の内部接続導電体による多
数の接続箇所を設ける場合、または外部電極の全面を導
電体で覆う場合には外部電極の強化ともなり、外部電極
の損傷発生を抑制できるという効果が得られる。
Based on this configuration, when the internal connection conductor is connected to the external electrode, for example, when two places are at the ends of the external electrode, cutting of the intermediate part of the external electrode affects the characteristics. In addition, when providing a large number of connection portions by a large number of internal connection conductors, or when covering the entire surface of the external electrode with a conductor, the external electrode is strengthened and the damage to the external electrode can be suppressed. Is obtained.

【0029】また、積層型圧電セラミック単体をセラミ
ック積層方向に複数段重ねて接続する積層型圧電セラミ
ックが、複数の積層型圧電セラミック単体それぞれを外
部電極上の一か所以上で、順次接続する単体間接続導電
体を備えている。
A multilayer piezoelectric ceramic in which a plurality of laminated piezoelectric ceramics are stacked in a plurality of layers in the ceramic laminating direction and connected to each other is a single piezoelectric ceramic in which each of the plurality of laminated piezoelectric ceramics is sequentially connected at one or more locations on an external electrode. An interconnecting conductor is provided.

【0030】この構成により、積層型圧電セラミック単
体の接続部分に切断があっても、特性の劣化を生じるこ
とはないという効果が得られる。
According to this structure, even if there is a cut in the connection portion of the multilayer piezoelectric ceramic unit, there is obtained an effect that the characteristics do not deteriorate.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の積層単体における実施の一形態を示す
正面説明図である。
FIG. 1 is a front explanatory view showing one embodiment of a laminated single body of the present invention.

【図2】図1の積層単体を三段に重ねた場合の一形態を
示す正面説明図である。
FIG. 2 is an explanatory front view showing an embodiment in a case where the single layers of FIG. 1 are stacked in three layers.

【図3】図2とは別の積層単体を重ねた場合の一形態を
示す正面説明図である。
FIG. 3 is an explanatory front view showing an embodiment in the case of stacking a single layer different from that of FIG. 2;

【図4】図1とは別の積層単体における実施の一形態を
示す正面説明図である。
FIG. 4 is an explanatory front view showing an embodiment of a laminated unit different from that of FIG. 1;

【図5】従来の積層単体における一例を示す正面説明図
である。
FIG. 5 is an explanatory front view showing an example of a conventional laminated unit.

【図6】図5の積層単体を三段に重ねた場合の一形態を
示す正面説明図である。
FIG. 6 is an explanatory front view showing an embodiment in a case where the single layers of FIG. 5 are stacked in three layers.

【図7】積層単体を五段に重ねた場合における外部電極
切断時の特性図である。
FIG. 7 is a characteristic diagram at the time of cutting an external electrode in a case where a single layer is stacked in five stages.

【符号の説明】[Explanation of symbols]

1 圧電セラミック層 2A、2B 内部電極層 3A、3B 絶縁体層 4A、4B 外部電極 5A、5B 入出力端子接続部 6A、6B 外部入出力端子 7A、7B リード線(内部接続導電体・単体内部導
電体) 8A、8B 導電体接続部 10、11、12、20、21、22、30 積層単
体(積層型圧電セラミック単体) 73A、73B 全面導電体(単体内部導電体) 91A、91B、92A、92B リード線(単体間
接続導電体)
DESCRIPTION OF SYMBOLS 1 Piezoelectric ceramic layer 2A, 2B Internal electrode layer 3A, 3B Insulator layer 4A, 4B External electrode 5A, 5B Input / output terminal connection part 6A, 6B External input / output terminal 7A, 7B Lead wire (internal connection conductor, single internal conductive Body) 8A, 8B Conductor connection parts 10, 11, 12, 20, 21, 22, 30 Single layer (single-layer piezoelectric ceramic single) 73A, 73B Full-surface conductor (single internal conductor) 91A, 91B, 92A, 92B Lead wire (conductor connected between individual units)

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】 三層以上の圧電セラミック層それぞれに
内部電極層を挟んで積層される積層体とこの積層体の両
側面それぞれに前記内部電極層を一層おきに対向電極と
なるように形成する絶縁体層とこの絶縁体層それぞれの
上部を覆って前記内部電極層を一層置きに電気的に接続
する一対の外部電極とにより形成される積層型圧電セラ
ミックが、前記外部電極上の少なくとも二か所を接続す
る内部接続導電体および全面導電体のいずれか一方を備
える積層型圧電セラミック単体であることを特徴とする
積層型圧電セラミック。
1. A laminate which is laminated on three or more piezoelectric ceramic layers with an internal electrode layer interposed therebetween, and the internal electrode layers are formed on both sides of the laminate so as to serve as counter electrodes every other layer. At least two laminated piezoelectric ceramics formed by an insulator layer and a pair of external electrodes covering an upper portion of each of the insulator layers and electrically connecting the internal electrode layers to each other are provided. A multilayer piezoelectric ceramic which is a single layer piezoelectric ceramic having one of an internal connection conductor for connecting a place and an entire surface conductor.
【請求項2】 三層以上の圧電セラミック層それぞれに
内部電極層を挟んで積層される積層体とこの積層体の両
側面それぞれに前記内部電極層を一層おきに対向電極と
なるように形成する絶縁体層とこの絶縁体層それぞれの
上部を覆って前記内部電極層を一層置きに電気的に接続
する一対の外部電極とにより形成される積層型圧電セラ
ミック単体をセラミック積層方向に複数段重ねて接続す
る積層型圧電セラミックにおいて、前記積層型圧電セラ
ミック単体の外部電極上で少なくとも二か所を接続する
内部接続導電体および全面導電体のいずれか一方を形成
する単体内部導電体と、複数の前記積層型圧電セラミッ
ク単体それぞれの単体内部導電体を順次接続する単体間
接続導電体とを備えることを特徴とする積層型圧電セラ
ミック。
2. A laminate which is laminated on three or more piezoelectric ceramic layers with an internal electrode layer interposed therebetween, and the internal electrode layers are formed on both sides of the laminate so as to serve as opposite electrodes every other layer. A plurality of single-layer piezoelectric ceramics each formed of an insulator layer and a pair of external electrodes that cover the upper portion of each of the insulator layers and electrically connect the internal electrode layers to each other are stacked in a plurality of layers in the ceramic stacking direction. In the multilayer piezoelectric ceramics to be connected, a single internal conductor forming at least one of an internal connection conductor connecting at least two places on the external electrode of the multilayer piezoelectric ceramic alone and a whole surface conductor; A single-layer connecting conductor for sequentially connecting the single-layer internal conductors of each of the single-layer piezoelectric ceramics.
【請求項3】 三層以上の圧電セラミック層それぞれに
内部電極層を挟んで積層される積層体とこの積層体の両
側面それぞれに前記内部電極層を一層おきに対向電極と
なるように形成する絶縁体層とこの絶縁体層それぞれの
上部を覆って前記内部電極層を一層置きに電気的に接続
する一対の外部電極とにより形成される積層型圧電セラ
ミック単体をセラミック積層方向に複数段重ねて接続す
る積層型圧電セラミックにおいて、複数の前記積層型圧
電セラミック単体それぞれの前記外部電極上の一か所を
順次接続する単体間接続導電体を備えることを特徴とす
る積層型圧電セラミック。
3. A laminated body laminated on each of three or more piezoelectric ceramic layers with an internal electrode layer interposed therebetween, and the internal electrode layers are formed on both side surfaces of the laminated body so as to serve as opposing electrodes every other layer. A plurality of single-layer piezoelectric ceramics each formed of an insulator layer and a pair of external electrodes that cover the upper portion of each of the insulator layers and electrically connect the internal electrode layers to each other are stacked in a plurality of layers in the ceramic stacking direction. A multilayer piezoelectric ceramic to be connected, comprising: an inter-unit connecting conductor for sequentially connecting one portion on each of the external electrodes of each of the plurality of single multilayer piezoelectric ceramics.
【請求項4】 請求項1、2または3に記載の積層型圧
電セラミックにおいて、内部接続導電体は、金属導線お
よび金属剛体の少なくとも一方であることを特徴とする
積層型圧電セラミック。
4. The multilayer piezoelectric ceramic according to claim 1, wherein the internal connection conductor is at least one of a metal conductor and a metal rigid body.
【請求項5】 請求項2または3に記載の積層型圧電セ
ラミックにおいて、単体間接続導電体は、金属導線およ
び金属剛体の少なくとも一方であることを特徴とする積
層型圧電セラミック。
5. The multilayer piezoelectric ceramic according to claim 2, wherein the inter-unit connecting conductor is at least one of a metal conductor and a metal rigid body.
JP11068770A 1999-03-15 1999-03-15 Multilayer piezoelectric ceramic Withdrawn JP2000269562A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11068770A JP2000269562A (en) 1999-03-15 1999-03-15 Multilayer piezoelectric ceramic

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11068770A JP2000269562A (en) 1999-03-15 1999-03-15 Multilayer piezoelectric ceramic

Publications (1)

Publication Number Publication Date
JP2000269562A true JP2000269562A (en) 2000-09-29

Family

ID=13383313

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11068770A Withdrawn JP2000269562A (en) 1999-03-15 1999-03-15 Multilayer piezoelectric ceramic

Country Status (1)

Country Link
JP (1) JP2000269562A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1705722A2 (en) 2005-03-24 2006-09-27 Ngk Spark Plug Co., Ltd. Multilayer piezoelectric element, fuel injector having the piezoelectric element and piezoelectric element production method
WO2008066098A1 (en) 2006-11-29 2008-06-05 Kyocera Corporation Laminated piezoelectric element, jetting device provided with the laminated piezoelectric element and fuel jetting system

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1705722A2 (en) 2005-03-24 2006-09-27 Ngk Spark Plug Co., Ltd. Multilayer piezoelectric element, fuel injector having the piezoelectric element and piezoelectric element production method
EP1705722A3 (en) * 2005-03-24 2007-01-03 Ngk Spark Plug Co., Ltd. Multilayer piezoelectric element, fuel injector having the piezoelectric element and piezoelectric element production method
US7492075B2 (en) 2005-03-24 2009-02-17 Ngk Spark Plug Co., Ltd. Multilayer piezoelectric element, fuel injector having the piezoelectric element and piezoelectric element production method
WO2008066098A1 (en) 2006-11-29 2008-06-05 Kyocera Corporation Laminated piezoelectric element, jetting device provided with the laminated piezoelectric element and fuel jetting system
US8049397B2 (en) 2006-11-29 2011-11-01 Kyocera Corporation Laminated piezoelectric element, jetting device provided with the laminated piezoelectric element and fuel jetting system

Similar Documents

Publication Publication Date Title
JP5218545B2 (en) Multilayer capacitor
JP4299258B2 (en) Multilayer capacitor
JP6079040B2 (en) Multilayer capacitor
JP6107080B2 (en) Multilayer capacitor
JP6550737B2 (en) Multilayer ceramic capacitor
JP4276649B2 (en) Feedthrough multilayer capacitor array and mounting structure of feedthrough multilayer capacitor array
CN108364785B (en) Multilayer capacitor and electronic component device
JP6248276B2 (en) Common mode noise filter and manufacturing method thereof
JP6390342B2 (en) Electronic components
KR102194707B1 (en) Electronic component
JP4293561B2 (en) Mounting structure of multilayer feedthrough capacitor array
KR20190121156A (en) Electronic component
JP5170066B2 (en) Multilayer capacitor
JP4428446B2 (en) Multilayer capacitor
JP5861531B2 (en) Multilayer capacitor
US7675732B2 (en) Multilayer capacitor array
JP2021022725A (en) Electronic component and mounting substrate thereof
JP5131263B2 (en) Multilayer capacitor
JP2012511820A (en) Multilayer electrical component and circuit with multilayer electrical component
JP2001307910A (en) Laminated electronic parts array
JP2000269562A (en) Multilayer piezoelectric ceramic
JP6232836B2 (en) Capacitor element
KR20190075678A (en) Multilayer electronic component
JP2009224502A (en) Feedthrough capacitor
JP4412386B2 (en) Feed-through multilayer capacitor

Legal Events

Date Code Title Description
A300 Application deemed to be withdrawn because no request for examination was validly filed

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20060606