JP2000133140A - Plasma display panel - Google Patents

Plasma display panel

Info

Publication number
JP2000133140A
JP2000133140A JP30184098A JP30184098A JP2000133140A JP 2000133140 A JP2000133140 A JP 2000133140A JP 30184098 A JP30184098 A JP 30184098A JP 30184098 A JP30184098 A JP 30184098A JP 2000133140 A JP2000133140 A JP 2000133140A
Authority
JP
Japan
Prior art keywords
electrode
common electrode
electrodes
plasma display
display panel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP30184098A
Other languages
Japanese (ja)
Other versions
JP3298521B2 (en
Inventor
Takuya Watanabe
卓也 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP30184098A priority Critical patent/JP3298521B2/en
Publication of JP2000133140A publication Critical patent/JP2000133140A/en
Application granted granted Critical
Publication of JP3298521B2 publication Critical patent/JP3298521B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To provide a plasma display panel designed to extract scanning electrodes an common electrodes from one side of the plasma display panel while equalizing the combined resistances of the scanning and the common electrodes up to each discharge cell. SOLUTION: In a plasma display panel, a plurality of scanning electrodes 5, a plurality of common electrodes 6 extending almost parallel to the scanning electrodes and placed at almost equal intervals to alternate with the scanning electrodes, a display area consisting of pixels arranged in the form of a matrix, and a drive circuit for processing signals of the scanning electrodes 5 and the common electrodes 6 are placed on one side of a glass substrate 3a. An extraction electrode 4 extending almost parallel to the common electrodes is provided outside the display area on the glass substrate and the common electrodes 6 are connected to the extraction electrode 4 whereby the wiring resistances of the scanning electrodes and the common electrodes from either of the pixels to the drive circuit are made almost equal.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明はプラズマ表示パネル
に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a plasma display panel.

【0002】[0002]

【従来の技術】従来のプラズマ表示パネルついて図5を
参照して説明する。図5は、従来のプラズマ表示パネル
の構成を模式的に説明するための平面図である。図5に
示すように、従来は、共通電極6を走査電極5の引き出
し端の反対側端で全て接続しており、走査・共通電極側
ガラス基板3a上下の非表示部を利用して共通電極6を
走査電極5と同じ側に引き出すという構成を有していな
かった。
2. Description of the Related Art A conventional plasma display panel will be described with reference to FIG. FIG. 5 is a plan view schematically illustrating a configuration of a conventional plasma display panel. Conventionally, as shown in FIG. 5, the common electrode 6 is all connected at the end opposite to the lead-out end of the scanning electrode 5, and the common electrode 6 is formed by using the non-display portions above and below the scanning / common electrode side glass substrate 3a. 6 was not drawn out to the same side as the scanning electrode 5.

【0003】[0003]

【発明が解決しようとする課題】このため、プラズマ表
示パネルの片側端から走査電極5、共通電極6を両方引
き出すようにすると、各放電セルまでの走査電極5、共
通電極6の合成抵抗値を等しくすることはできない。従
って、合成抵抗値を揃えるためには、プラズマ表示パネ
ルの一端から走査電極5を、その反対側端から共通電極
6をそれぞれ別々に引き出し、それぞれの駆動回路に接
続しなければならない。その結果、装置の構成上、電極
引き出しのためフレキシブル基板2a、2b、駆動回路
基板1a、1bをそれぞれ別々に設けなければならない
ため、プラズマ表示装置の構成要素が多くなり、安価に
実現し難いという欠点がある。
Therefore, if both the scan electrode 5 and the common electrode 6 are drawn out from one end of the plasma display panel, the combined resistance of the scan electrode 5 and the common electrode 6 up to each discharge cell is reduced. They cannot be equal. Therefore, in order to make the combined resistance values uniform, the scanning electrode 5 must be separately drawn from one end of the plasma display panel, and the common electrode 6 must be separately drawn from the opposite end, and connected to the respective driving circuits. As a result, the flexible substrates 2a and 2b and the drive circuit substrates 1a and 1b must be separately provided for extracting electrodes from the viewpoint of the configuration of the device, so that the number of components of the plasma display device increases and it is difficult to realize the device at low cost. There are drawbacks.

【0004】本発明は、上記問題点に鑑みてなされたも
のであって、その主たる目的は、各放電セルまでの走
査、共通電極の合成抵抗を均等にしながら、走査共通電
極をプラズマ表示パネルの片側から引き出すようにした
プラズマ表示パネルを提供することにある。
SUMMARY OF THE INVENTION The present invention has been made in view of the above-mentioned problems, and has as its main object to scan a common electrode of a plasma display panel while equalizing the scanning resistance of each discharge cell and the combined resistance of the common electrode. An object of the present invention is to provide a plasma display panel that is drawn out from one side.

【0005】[0005]

【課題を解決するための手段】上記目的を達成するため
に、本発明は、第1の視点において、基板内にマトリク
ス状に配置された複数の走査電極及び信号電極を備え、
前記走査電極と前記信号電極により囲まれる領域に形成
される画素をマトリックス状に配列した表示領域を有
し、前記走査電極と略平行して延在し、前記走査電極と
交互に略等間隔に配設される共通電極を備え、該共通電
極がその端部において互いに連結される、プラズマ表示
パネルにおいて、前記基板上の前記表示領域の外側に、
前記共通電極と略平行して延在する引き出し電極を備
え、該端部において互いに連結される前記共通電極と該
引き出し電極とが接続されているものである。
In order to achieve the above object, the present invention provides, in a first aspect, a plurality of scanning electrodes and signal electrodes arranged in a matrix in a substrate,
It has a display area in which pixels formed in an area surrounded by the scanning electrodes and the signal electrodes are arranged in a matrix, extends substantially in parallel with the scanning electrodes, and alternately with the scanning electrodes at substantially equal intervals. A plasma display panel comprising a common electrode disposed, wherein the common electrodes are connected to each other at ends thereof, outside the display area on the substrate,
An extraction electrode extending substantially in parallel with the common electrode is provided, and the common electrode and the extraction electrode connected to each other at the ends are connected.

【0006】また本発明は、第2の視点において、基板
内にマトリクス状に配置された複数の走査電極及び信号
電極を備え、前記走査電極と前記信号電極により囲まれ
る領域に形成される画素をマトリックス状に配列した表
示領域を有し、前記走査電極と略平行して延在し、前記
走査電極と交互に略等間隔に配設され、その端部におい
て互いに連結される共通電極を備え、前記走査電極と前
記共通電極の信号を処理する駆動回路を前記基板の外側
に配設した、プラズマ表示パネルであって、前記基板上
の前記表示領域の外側に、前記共通電極と略平行して延
在し、端部において互いに連結される前記共通電極と接
続される引き出し電極を備え、マトリックス上の任意の
画素において、該画素に接続され前記駆動回路に信号を
伝達する経路における走査電極の抵抗値と、該画素に接
続され前記駆動回路に信号を伝達する経路における共通
電極の抵抗値との和が略等しくなるように、前記引き出
し電極が配設されたものである。
According to a second aspect of the present invention, in a second aspect, a plurality of scanning electrodes and signal electrodes are arranged in a matrix in a substrate, and pixels formed in a region surrounded by the scanning electrodes and the signal electrodes are provided. It has a display area arranged in a matrix, extends substantially parallel to the scanning electrodes, is disposed at substantially equal intervals alternately with the scanning electrodes, and includes a common electrode connected to each other at an end thereof, A driving circuit for processing signals of the scanning electrode and the common electrode is provided outside the substrate, a plasma display panel, outside the display area on the substrate, substantially in parallel with the common electrode. A lead electrode that extends and is connected to the common electrode that is connected to each other at an end portion, and is provided at any pixel on the matrix in a path connected to the pixel and transmitting a signal to the drive circuit. And the resistance value of the scanning electrodes that, as the sum of the resistance of the common electrode in the path that is connected to the pixel for transmitting signals to the driving circuit are substantially equal, in which the extraction electrode is disposed.

【0007】更に本発明は、第3の視点において、基板
内にマトリクス状に配置された複数の走査電極及び信号
電極を備え、前記走査電極と前記信号電極により囲まれ
る領域に形成される画素をマトリックス状に配列した表
示領域を有し、前記走査電極と略平行して延在し、前記
走査電極と交互に略等間隔に配設され、その端部におい
て互いに連結される共通電極を備え、前記走査電極と前
記共通電極の信号を処理する駆動回路を前記基板の外側
に配設した、プラズマ表示パネルであって、前記基板上
の前記表示領域の外側に、前記共通電極と略平行して延
在し、端部において互いに連結される前記共通電極と接
続される引き出し電極を備え、前記画素から走査電極を
経由して伝達される信号を処理する駆動回路と、前記画
素から共通電極を経由して伝達される信号を処理する駆
動回路と、が共に前記基板の一側に配設されているもの
である。
Further, according to a third aspect of the present invention, in a third aspect, there are provided a plurality of scanning electrodes and signal electrodes arranged in a matrix in a substrate, and a pixel formed in a region surrounded by the scanning electrodes and the signal electrodes is provided. It has a display area arranged in a matrix, extends substantially parallel to the scanning electrodes, is disposed at substantially equal intervals alternately with the scanning electrodes, and includes a common electrode connected to each other at an end thereof, A driving circuit for processing signals of the scanning electrode and the common electrode is provided outside the substrate, a plasma display panel, outside the display area on the substrate, substantially in parallel with the common electrode. A drive circuit that extends and is connected to the common electrode that is connected to each other at an end, and that processes a signal transmitted from the pixel via a scan electrode; A driving circuit for processing a signal transmitted by reason, but those that are both disposed on one side of the substrate.

【0008】本発明においては、前記引き出し電極の幅
が前記共通電極の幅よりも大であるか、前記引き出し電
極の膜厚が前記共通電極の膜厚よりも大である構成とす
ることもでき、また、前記基板の前記引き出し電極形成
領域に所定の深さの溝を設け、前記引き出し電極の膜厚
を前記共通電極の膜厚よりも大とするとともに、前記基
板からの高さを前記引き出し電極と前記共通電極とで略
等しくすることが好ましい。
In the present invention, the width of the extraction electrode may be larger than the width of the common electrode, or the thickness of the extraction electrode may be larger than the thickness of the common electrode. Further, a groove having a predetermined depth is provided in the extraction electrode formation region of the substrate, and the thickness of the extraction electrode is made larger than the thickness of the common electrode, and the height from the substrate is extracted. It is preferable that the electrode and the common electrode be substantially equal.

【0009】[0009]

【発明の実施の形態】本発明に係るプラズマ表示パネル
は、その好ましい一実施の形態において、ガラス基板
(図1の3a)上に、複数の走査電極(図1の5)と、
走査電極に略平行して延在し走査電極と交互に略等間隔
に配設された共通電極(図1の6)と、マトリクス状に
配置された画素からなる表示領域と、走査電極と共通電
極の信号を処理する駆動回路(図1の1)を共にガラス
基板の一つの側に配設したプラズマ表示パネルであっ
て、ガラス基板上の表示領域の外側に、共通電極と略平
行して延在する引き出し電極(図1の4)を設け、共通
電極と引き出し電極を接続することによって、任意の画
素から駆動回路にいたる走査電極及び共通電極の配線抵
抗を、略等しくするものである。
BEST MODE FOR CARRYING OUT THE INVENTION In a preferred embodiment of the plasma display panel according to the present invention, a plurality of scanning electrodes (5 in FIG. 1) are provided on a glass substrate (3a in FIG. 1).
A common electrode (6 in FIG. 1) extending substantially parallel to the scanning electrodes and arranged at substantially equal intervals alternately with the scanning electrodes; a display region including pixels arranged in a matrix; A plasma display panel in which a driving circuit (1 in FIG. 1) for processing a signal of an electrode is disposed on one side of a glass substrate, and is provided outside a display area on the glass substrate in substantially parallel with a common electrode. By providing an extended lead electrode (4 in FIG. 1) and connecting the common electrode and the lead electrode, the wiring resistance of the scanning electrode and the common electrode from any pixel to the drive circuit is made substantially equal.

【0010】このように、走査電極引き出し端の反対側
端で全ての共通電極を接続し、パネル上下端、ないし両
側端に設けた引き出し電極により、走査電極と同じ側の
パネル端に引き出すように構成されるため、パネル駆動
回路から各放電セルまでの走査、共通電極の合成抵抗値
の不揃いを生じずに走査、共通電極の両方をパネル片側
端から引き出すことが可能になる。従って、従来のプラ
ズマ表示パネルの両端に取り付けていた電極引き出し用
フレキシブル基板及び駆動回路基板を、プラズマ表示パ
ネルの片側端に集中して取り付けることができ、プラズ
マ表示装置の構成を簡略化することができる。
In this manner, all the common electrodes are connected at the end opposite to the scanning electrode lead-out end, and are pulled out to the panel end on the same side as the scanning electrodes by the lead-out electrodes provided at the upper and lower ends of the panel or at both side ends. With this configuration, it is possible to scan from the panel drive circuit to each of the discharge cells, and to extract both the common electrode and the common electrode from one side of the panel without causing irregularities in the combined resistance value of the common electrode. Therefore, the electrode-leading flexible substrate and the drive circuit board, which are attached to both ends of the conventional plasma display panel, can be attached to one end of the plasma display panel, thereby simplifying the configuration of the plasma display device. it can.

【0011】[0011]

【実施例】上記した本発明の実施の形態についてさらに
詳細に説明すべく、本発明の実施例について図面を参照
して以下に説明する。
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a block diagram showing an embodiment of the present invention;

【0012】[実施例1]本発明の第1の実施例に係る
プラズマ表示パネルについて、図1及び図2を参照して
説明する。図1は、本発明の第1の実施例に係るプラズ
マ表示パネルの走査・共通側ガラス基板の電極構造を模
式的に示した平面図であり、図2は、データ電極側ガラ
ス基板の電極構造を模式的に示した平面図である。図1
に示すように、走査・共通側ガラス基板3には、走査電
極5と共通電極6とが交互に平行に並んでいる。各々の
走査電極5は全て独立しており、別々にパネル左側端に
引き出され、フレキシブル基板2を中継して駆動回路基
板1に接続されている。
[Embodiment 1] A plasma display panel according to a first embodiment of the present invention will be described with reference to FIGS. FIG. 1 is a plan view schematically showing an electrode structure of a scanning / common side glass substrate of a plasma display panel according to a first embodiment of the present invention, and FIG. 2 is an electrode structure of a data electrode side glass substrate. FIG. 2 is a plan view schematically showing FIG.
As shown in FIG. 3, scanning electrodes 5 and common electrodes 6 are alternately arranged in parallel on the scanning / common side glass substrate 3. The scanning electrodes 5 are all independent, are separately drawn to the left end of the panel, and are connected to the drive circuit board 1 via the flexible board 2.

【0013】これに対し、共通電極6は、パネル右側端
で全て接続された上で、更にガラス基板上下端の非表示
部分に設けられた引き出し電極4に接続され、パネル左
側端に引き出され、走査電極5と同様に、フレキシブル
基板2を中継して駆動回路基板1に接続されている。
On the other hand, the common electrode 6 is all connected at the right end of the panel, and further connected to the extraction electrode 4 provided at the non-display portion at the upper and lower ends of the glass substrate, and is pulled out to the left end of the panel. Like the scanning electrode 5, the flexible substrate 2 is connected to the drive circuit board 1 via the flexible board 2.

【0014】以下、本実施例の動作について説明する。
3電極面放電型プラズマ表示パネルの発光は、走査・共
通側ガラス基板3に設けられた走査電極5と共通電極6
との間に起こる放電により発生する紫外線が、データ側
ガラス基板3bに塗布された蛍光体にあたり、可視光を
発生することにより起こる。ここで、プラズマ表示パネ
ル全面で均等に、走査電極5と共通電極6との間の放電
特性を得るには、駆動回路から各放電セルまでの、走査
電極5と共通電極6の合成抵抗値を等しくし、放電電流
と上記合成抵抗値の積で求められる電圧降下が均一にな
るようにしなければならない。
The operation of this embodiment will be described below.
The light emission of the three-electrode surface discharge type plasma display panel is performed by scanning electrodes 5 and common electrodes 6 provided on the scanning / common side glass substrate 3.
The ultraviolet light generated by the discharge occurring between the light source and the fluorescent material strikes the phosphor applied to the data-side glass substrate 3b, and is generated by generating visible light. Here, in order to obtain the discharge characteristics between the scan electrode 5 and the common electrode 6 uniformly over the entire surface of the plasma display panel, the combined resistance value of the scan electrode 5 and the common electrode 6 from the drive circuit to each discharge cell is determined. It is necessary to make them equal so that the voltage drop obtained by the product of the discharge current and the combined resistance value becomes uniform.

【0015】この要求を満たすため、従来は、走査電極
5と共通電極6をそれぞれガラス基板3の反対側(互い
に対向する側)から引き出すように構成し、各セルから
走査、共通電極引き出し部までの合成抵抗がプラズマ表
示パネル全面で全て一定になるようにしていた。
In order to satisfy this requirement, conventionally, the scanning electrode 5 and the common electrode 6 are configured to be drawn out from the opposite sides (the sides facing each other) of the glass substrate 3, and from each cell to the scanning and common electrode lead-out portions. Was made constant over the entire surface of the plasma display panel.

【0016】しかし、この方法では、電極をガラス基板
3の両側から取り出さねばならず、また駆動回路も走
査、共通電極側で別々の回路基板に分けて電極取り出し
部付近に配置しなければならなかった。そのため、構成
要素が多くなりプラズマ表示装置を安価に構成する障害
になっていた。
However, in this method, the electrodes must be taken out from both sides of the glass substrate 3, and the drive circuit must also be scanned and divided into separate circuit boards on the common electrode side and placed near the electrode take-out portion. Was. Therefore, the number of components has increased, which has been an obstacle to configuring the plasma display device at low cost.

【0017】これに対し、図1に示す本実施例のプラズ
マ表示パネルでは、共通電極6は電極引き出し部の反対
側端で全て互いに接続された上で、走査・共通電極側ガ
ラス基板3a上下端の非表示部分に設けられた引き出し
電極4により、走査電極5の引き出し側と同じ端面に引
き出されている。
On the other hand, in the plasma display panel of this embodiment shown in FIG. 1, the common electrodes 6 are all connected to each other at the opposite end of the electrode lead-out portion, and the upper and lower ends of the scanning / common electrode side glass substrate 3a Are drawn out to the same end face as the drawing side of the scanning electrode 5 by the drawing electrode 4 provided in the non-display portion.

【0018】しかも、各放電セルまでの走査電極5と共
通電極6の合成抵抗について考えてみると、ガラス基板
3a上の各放電セルから走査電極5の取り出し部までの
電極抵抗値は、走査電極5の取り出し部から遠くなるほ
ど大きくなるのに対し、各放電セルから共通電極6の取
り出し部までの電極抵抗値は、電極取り出し部から遠く
なるほど小さくなるので、各放電セルから電極取り出し
部までの走査、共通電極の合成抵抗値はプラズマ表示パ
ネル全面で全て一定に保たれている。
Further, considering the combined resistance of the scan electrode 5 and the common electrode 6 up to each discharge cell, the electrode resistance from each discharge cell on the glass substrate 3a to the portion where the scan electrode 5 is taken out is determined by the scan electrode. 5, the electrode resistance value from each discharge cell to the common electrode 6 extraction portion decreases as the distance from the electrode extraction portion increases, so that the scanning from each discharge cell to the electrode extraction portion increases. The total resistance of the common electrode is kept constant over the entire surface of the plasma display panel.

【0019】このような電極構造とした場合、引き出し
電極4の分だけ配線抵抗が増加するが、引き出し電極4
の幅を十分に広くして抵抗値を下げることにより問題に
はならない。
In the case of such an electrode structure, the wiring resistance is increased by the amount of the extraction electrode 4.
This does not pose a problem if the resistance is lowered by making the width sufficiently wide.

【0020】このように、共通電極6をパネル上下端に
設けた引き出し電極4により、走査電極5と同じ側のパ
ネル端に引き出すように構成することにより、パネル駆
動回路から各放電セルまでの走査電極5と共通電極6の
合成抵抗値一定に保ち、また、走査電極5と共通電極6
の両方をパネル片側端から引き出すことが可能になるた
め、フレキシブル基板及び駆動回路基板を、プラズマ表
示パネルの片側端に集中して取り付けることが出来、プ
ラズマ表示装置の構成を簡略化することができる。
As described above, the common electrode 6 is drawn out to the panel end on the same side as the scanning electrode 5 by the extraction electrodes 4 provided at the upper and lower ends of the panel, so that the scanning from the panel driving circuit to each discharge cell is performed. The combined resistance of the electrode 5 and the common electrode 6 is kept constant, and the scanning electrode 5 and the common electrode 6
Can be pulled out from one end of the panel, so that the flexible substrate and the driving circuit board can be concentratedly attached to one end of the plasma display panel, and the configuration of the plasma display device can be simplified. .

【0021】[実施例2]本発明の第2の実施例につい
て図3を参照して説明する。図3は、第2の実施例に係
るプラズマ表示パネルの構造を説明するための斜視図で
ある。なお、本実施例の基本的構成は、上記した第1の
実施例と同様であるが、非表示部分に設けた引き出し電
極について、さらに改良したものである。
Embodiment 2 A second embodiment of the present invention will be described with reference to FIG. FIG. 3 is a perspective view for explaining the structure of the plasma display panel according to the second embodiment. The basic configuration of this embodiment is the same as that of the first embodiment described above, except that the extraction electrode provided in the non-display portion is further improved.

【0022】図3に示すように、共通電極の全電流が集
中する引き出し電極4の抵抗値を低くするため、引き出
し電極4の幅を広くするでけでなく、走査電極5や共通
電極6よりも電極厚を厚くして更に抵抗値を下げるよう
にしている。但し、電極引き出し部分についてはその後
のプロセスを容易にするため、走査電極と電極厚を揃え
るようにしている。
As shown in FIG. 3, in order to reduce the resistance value of the extraction electrode 4 where the entire current of the common electrode is concentrated, not only the width of the extraction electrode 4 is increased, but also the width of the extraction electrode 4 is larger than that of the scanning electrode 5 and the common electrode 6. Also, the resistance value is further reduced by increasing the electrode thickness. However, in the electrode lead portion, the scanning electrode and the electrode thickness are made uniform to facilitate the subsequent process.

【0023】このように、引出電極4の抵抗値を下げる
ことにより、パネル駆動回路から各放電セルまでの走査
電極5と共通電極6の合成抵抗値の増加を小さい値に押
さえることが可能となる。
As described above, by decreasing the resistance value of the extraction electrode 4, it is possible to suppress an increase in the combined resistance value of the scanning electrode 5 and the common electrode 6 from the panel drive circuit to each discharge cell to a small value. .

【0024】[実施例3]本発明の第3の実施例につい
て図4を参照して説明する。図4は、第3の実施例に係
るプラズマ表示パネルの構造を説明するための斜視図で
ある。なお、本実施例の基本的構成は、上記した第1又
は第2の実施例と同様であり、非表示部分に設けた引き
出し電極について、第2の実施例を別の方法で改良した
ものである。
[Embodiment 3] A third embodiment of the present invention will be described with reference to FIG. FIG. 4 is a perspective view for explaining the structure of the plasma display panel according to the third embodiment. The basic configuration of this embodiment is the same as that of the above-described first or second embodiment, and the lead electrode provided in the non-display portion is obtained by improving the second embodiment by another method. is there.

【0025】第2の実施例では、引き出し電極4の膜厚
を厚くしているがガラス基板端部については、走査電極
5又は共通電極6と引き出し電極4の膜圧を略等しくし
走査電極5又は共通電極6と引き出し電極4のガラス基
板1からの高さを略等しくしている。第3の実施例で
は、図4に示すように、引き出し電極4を形成する前
に、事前にガラス基板1に溝を形成しておくことによっ
て、引き出し電極4の膜厚を厚くして抵抗値を下げる効
果を維持しながら、走査電極5又は共通電極6との高さ
を等しくして、その後のプロセスを容易にすることがで
きる。このように、本実施例の構成によっても、前記し
た第1又は第2の実施例と同様の効果を得ることができ
る。
In the second embodiment, the thickness of the extraction electrode 4 is increased. However, at the end of the glass substrate, the film pressure of the scanning electrode 5 or the common electrode 6 and the extraction electrode 4 is made substantially equal, and the scanning electrode 5 Alternatively, the height of the common electrode 6 and the extraction electrode 4 from the glass substrate 1 is substantially equal. In the third embodiment, as shown in FIG. 4, by forming a groove in the glass substrate 1 before forming the extraction electrode 4, the thickness of the extraction electrode 4 is increased so that the resistance value is increased. While maintaining the effect of lowering the height, the height with the scanning electrode 5 or the common electrode 6 can be made equal to facilitate the subsequent process. As described above, according to the configuration of the present embodiment, the same effects as those of the first or second embodiment can be obtained.

【0026】[0026]

【発明の効果】以上説明したように、本発明によれば、
電極引き出し部から各放電セルまでの合成抵抗がほぼ等
しくして、発光放電時の各放電セルに掛かる駆動電圧の
不均一を防止することができ、また、プラズマ表示装置
の構成の簡素化することができるという効果を奏する。
As described above, according to the present invention,
The combined resistance from the electrode lead-out portion to each discharge cell is substantially equal to prevent the drive voltage applied to each discharge cell during light emission discharge from being uneven, and to simplify the configuration of the plasma display device. This has the effect that it can be performed.

【0027】その理由は、走査電極引き出し端の反対側
端で全ての共通電極を接続し、パネル上下端に設けた引
き出し電極により、走査電極と同じ側のパネル端に引き
出すように構成しているからである。
The reason is that all the common electrodes are connected at the end opposite to the scanning electrode lead-out end, and lead-out is provided at the upper and lower ends of the panel so as to lead to the same panel end as the scanning electrode. Because.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の第1の実施例に係るプラズマ表示パネ
ルの電極構造を説明するための平面図である。
FIG. 1 is a plan view illustrating an electrode structure of a plasma display panel according to a first embodiment of the present invention.

【図2】本発明の第1の実施例に係るプラズマ表示パネ
ルのデータ電極側の電極構造を示す平面図である。
FIG. 2 is a plan view showing an electrode structure on a data electrode side of the plasma display panel according to the first embodiment of the present invention.

【図3】本発明の第2の実施例に係るプラズマ表示パネ
ルの電極構造を説明するための斜視図である。
FIG. 3 is a perspective view illustrating an electrode structure of a plasma display panel according to a second embodiment of the present invention.

【図4】本発明の第3の実施例に係るプラズマ表示パネ
ルの電極構造を説明するための斜視図である。
FIG. 4 is a perspective view illustrating an electrode structure of a plasma display panel according to a third embodiment of the present invention.

【図5】従来のプラズマ表示パネルの電極構造を示す平
面図である。
FIG. 5 is a plan view showing an electrode structure of a conventional plasma display panel.

【符号の説明】[Explanation of symbols]

1 駆動回路基板 1a 走査電極用駆動回路基板 1b 共通電極用駆動回路基板 1c データ電極用駆動回路基板 2 フレキシブル基板 2a 走査電極用フレキシブル基板 2b 共通電極用フレキシブル基板 3 ガラス基板 3a 走査・共通電極側ガラス基板 3b データ電極側ガラス基板 4 引出電極 5 走査電極 6 共通電極 7 データ電極 Reference Signs List 1 drive circuit board 1a drive circuit board for scan electrode 1b drive circuit board for common electrode 1c drive circuit board for data electrode 2 flexible board 2a flexible board for scan electrode 2b flexible board for common electrode 3 glass substrate 3a glass for scan / common electrode side Substrate 3b Data electrode side glass substrate 4 Lead electrode 5 Scan electrode 6 Common electrode 7 Data electrode

Claims (6)

【特許請求の範囲】[Claims] 【請求項1】基板内にマトリクス状に配置された複数の
走査電極及び信号電極を備え、 前記走査電極と前記信号電極により囲まれる領域に形成
される画素をマトリックス状に配列した表示領域を有
し、 前記走査電極と略平行して延在し、前記走査電極と交互
に略等間隔に配設される共通電極を備え、該共通電極が
その端部において互いに連結される、プラズマ表示パネ
ルにおいて、 前記基板上の前記表示領域の外側に、前記共通電極と略
平行して延在する引き出し電極を備え、該端部において
互いに連結される前記共通電極と該引き出し電極とが接
続されている、ことを特徴とするプラズマ表示パネル。
A plurality of scanning electrodes and signal electrodes arranged in a matrix on a substrate, and a display area in which pixels formed in a region surrounded by the scanning electrodes and the signal electrodes are arranged in a matrix. A plasma display panel, comprising: a common electrode extending substantially in parallel with the scan electrode and alternately arranged at substantially equal intervals with the scan electrode, and the common electrodes are connected to each other at their ends. Including an extraction electrode extending substantially in parallel with the common electrode outside the display area on the substrate, wherein the common electrode and the extraction electrode connected to each other at the end are connected to each other; A plasma display panel characterized by the above-mentioned.
【請求項2】基板内にマトリクス状に配置された複数の
走査電極及び信号電極を備え、 前記走査電極と前記信号電極により囲まれる領域に形成
される画素をマトリックス状に配列した表示領域を有
し、 前記走査電極と略平行して延在し、前記走査電極と交互
に略等間隔に配設され、その端部において互いに連結さ
れる共通電極を備え、 前記走査電極と前記共通電極の信号を処理する駆動回路
を前記基板の外側に配設した、プラズマ表示パネルであ
って、 前記基板上の前記表示領域の外側に、前記共通電極と略
平行して延在し、端部において互いに連結される前記共
通電極と接続される引き出し電極を備え、 マトリックス上の任意の画素において、該画素に接続さ
れ前記駆動回路に信号を伝達する経路における走査電極
の抵抗値と、該画素に接続され前記駆動回路に信号を伝
達する経路における共通電極の抵抗値との和が略等しく
なるように、前記引き出し電極が配設された、ことを特
徴とするプラズマ表示パネル。
2. A semiconductor device comprising: a plurality of scanning electrodes and signal electrodes arranged in a matrix on a substrate; and a display area in which pixels formed in a region surrounded by the scanning electrodes and the signal electrodes are arranged in a matrix. A common electrode extending substantially in parallel with the scan electrode, arranged alternately at substantially equal intervals with the scan electrode, and connected to each other at an end thereof; and a signal of the scan electrode and the common electrode is provided. A plasma display panel, wherein a driving circuit for processing is disposed outside the substrate, and extends substantially parallel to the common electrode outside the display area on the substrate, and is connected to each other at an end. A lead electrode connected to the common electrode, and at any pixel on the matrix, a resistance value of a scan electrode in a path connected to the pixel and transmitting a signal to the driving circuit; As the sum of the resistance of the common electrode in the path for transmitting the signal to the connected said drive circuit are substantially equal, the extraction electrode is disposed, a plasma display panel, characterized in that.
【請求項3】基板内にマトリクス状に配置された複数の
走査電極及び信号電極を備え、 前記走査電極と前記信号電極により囲まれる領域に形成
される画素をマトリックス状に配列した表示領域を有
し、 前記走査電極と略平行して延在し、前記走査電極と交互
に略等間隔に配設され、その端部において互いに連結さ
れる共通電極を備え、 前記走査電極と前記共通電極の信号を処理する駆動回路
を前記基板の外側に配設した、プラズマ表示パネルであ
って、 前記基板上の前記表示領域の外側に、前記共通電極と略
平行して延在し、端部において互いに連結される前記共
通電極と接続される引き出し電極を備え、 前記画素から走査電極を経由して伝達される信号を処理
する駆動回路と、前記画素から共通電極を経由して伝達
される信号を処理する駆動回路と、が共に前記基板の一
側に配設されている、ことを特徴とするプラズマ表示パ
ネル。
3. A display area comprising a plurality of scanning electrodes and signal electrodes arranged in a matrix on a substrate, and a display area in which pixels formed in an area surrounded by the scanning electrodes and the signal electrodes are arranged in a matrix. A common electrode extending substantially in parallel with the scan electrode, arranged alternately at substantially equal intervals with the scan electrode, and connected to each other at an end thereof; and a signal of the scan electrode and the common electrode is provided. A plasma display panel, wherein a driving circuit for processing is disposed outside the substrate, and extends substantially parallel to the common electrode outside the display area on the substrate, and is connected to each other at an end. A drive circuit for processing a signal transmitted from the pixel via a scanning electrode, and a signal processing circuit for processing a signal transmitted from the pixel via a common electrode. A plasma display panel, wherein the driving circuit, but are both disposed on one side of the substrate, the.
【請求項4】前記引き出し電極の幅が前記共通電極の幅
よりも大である、ことを特徴とする請求項1乃至3のい
ずれか一に記載のプラズマ表示パネル。
4. The plasma display panel according to claim 1, wherein the width of the extraction electrode is larger than the width of the common electrode.
【請求項5】前記引き出し電極の膜厚が前記共通電極の
膜厚よりも大である、ことを特徴とする請求項1乃至3
のいずれか一に記載のプラズマ表示パネル。
5. The semiconductor device according to claim 1, wherein the thickness of the lead electrode is larger than the thickness of the common electrode.
The plasma display panel according to any one of the above.
【請求項6】前記基板の前記引き出し電極形成領域に所
定の深さの溝を設け、前記引き出し電極の膜厚を前記共
通電極の膜厚よりも大とするとともに、前記基板からの
高さを前記引き出し電極と前記共通電極とで略等しくす
る、ことを特徴とする請求項1乃至3のいずれか一に記
載のプラズマ表示パネル。
6. A groove having a predetermined depth is formed in the extraction electrode forming region of the substrate, and the thickness of the extraction electrode is made larger than the thickness of the common electrode, and the height from the substrate is reduced. 4. The plasma display panel according to claim 1, wherein the extraction electrode and the common electrode are substantially equal.
JP30184098A 1998-10-23 1998-10-23 Plasma display panel Expired - Fee Related JP3298521B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP30184098A JP3298521B2 (en) 1998-10-23 1998-10-23 Plasma display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30184098A JP3298521B2 (en) 1998-10-23 1998-10-23 Plasma display panel

Publications (2)

Publication Number Publication Date
JP2000133140A true JP2000133140A (en) 2000-05-12
JP3298521B2 JP3298521B2 (en) 2002-07-02

Family

ID=17901801

Family Applications (1)

Application Number Title Priority Date Filing Date
JP30184098A Expired - Fee Related JP3298521B2 (en) 1998-10-23 1998-10-23 Plasma display panel

Country Status (1)

Country Link
JP (1) JP3298521B2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2826765A1 (en) * 2001-06-29 2003-01-03 Thomson Plasma METHOD OF CONNECTING A PLASMA PANEL TO ITS POWER SUPPLY IN AN IMAGE VIEWING DEVICE
WO2003077272A1 (en) * 2002-03-14 2003-09-18 Matsushita Electric Industrial Co., Ltd. Plasma display
JP2005037950A (en) * 2003-07-15 2005-02-10 Lg Electronics Inc Connecting member and plasma display panel driving gear
KR100496283B1 (en) * 2000-04-28 2005-06-17 삼성에스디아이 주식회사 Plasma display panel
JP2006080077A (en) * 2004-09-07 2006-03-23 Lg Electronics Inc Plasma display apparatus and manufacturing method thereof
JP2006079084A (en) * 2004-09-07 2006-03-23 Lg Electronics Inc Plasma display device
JP2006164744A (en) * 2004-12-07 2006-06-22 Pioneer Electronic Corp Plasma display panel and display device
KR100612366B1 (en) 2004-11-15 2006-08-16 삼성에스디아이 주식회사 Plasma display panel

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100496283B1 (en) * 2000-04-28 2005-06-17 삼성에스디아이 주식회사 Plasma display panel
CN1307676C (en) * 2001-06-29 2007-03-28 汤姆森等离子体公司 Method of connecting a plasma panel to the electrical power supply therefor in an image display device
WO2003003400A1 (en) * 2001-06-29 2003-01-09 Thomson Plasma Method of connecting a plasma panel to the electrical power supply therefor in an image display device
FR2826765A1 (en) * 2001-06-29 2003-01-03 Thomson Plasma METHOD OF CONNECTING A PLASMA PANEL TO ITS POWER SUPPLY IN AN IMAGE VIEWING DEVICE
US7224330B2 (en) 2001-06-29 2007-05-29 Thomson Licensing Method of connecting a plasma panel to the electrical power supply therefor in an image display device
WO2003077272A1 (en) * 2002-03-14 2003-09-18 Matsushita Electric Industrial Co., Ltd. Plasma display
CN100421204C (en) * 2002-03-14 2008-09-24 松下电器产业株式会社 Plasma display
US7061178B2 (en) 2002-03-14 2006-06-13 Matsushita Electric Industrial Co., Ltd. Plasma display
JP2005037950A (en) * 2003-07-15 2005-02-10 Lg Electronics Inc Connecting member and plasma display panel driving gear
JP2006079084A (en) * 2004-09-07 2006-03-23 Lg Electronics Inc Plasma display device
JP2006080077A (en) * 2004-09-07 2006-03-23 Lg Electronics Inc Plasma display apparatus and manufacturing method thereof
KR100612366B1 (en) 2004-11-15 2006-08-16 삼성에스디아이 주식회사 Plasma display panel
JP2006164744A (en) * 2004-12-07 2006-06-22 Pioneer Electronic Corp Plasma display panel and display device
JP4520841B2 (en) * 2004-12-07 2010-08-11 パナソニック株式会社 Plasma display panel and display device

Also Published As

Publication number Publication date
JP3298521B2 (en) 2002-07-02

Similar Documents

Publication Publication Date Title
US6787987B2 (en) Electroluminescent color display panel
JP2007207742A (en) Plasma display device
JPH07113714B2 (en) Plasma addressed liquid crystal display device
JPH0261946A (en) Microdot three primary color fluorescent screen, its manufacture and its addressing method
US5897414A (en) Technique for increasing manufacturing yield of matrix-addressable device
JP2003197380A (en) Panel for organic el device and its manufacturing method
JP3298521B2 (en) Plasma display panel
US5838095A (en) Field emission display
CN1329940C (en) Plasma display panel having electrode shorted segment with electrode void regions formed therein
JP4327097B2 (en) Multi-screen type plasma display device
CN100470620C (en) Plasma display apparatus and driving method thereof
US6737798B2 (en) Built-in chip vacuum fluorescent display
JPH10283936A (en) Gas discharge display device
KR100402742B1 (en) Plasma display device
KR100751340B1 (en) Structure of connection of address electrodes and a plasma display module comprising the same
JP2007294131A (en) Self-luminous display device
JP2001305994A (en) Image display device
KR20040065437A (en) adress electrode of plasma display pannel
KR100647644B1 (en) Plasma display panel
KR100749499B1 (en) Plasma display panel
JP2625971B2 (en) Plasma display panel for color display
KR100765529B1 (en) Plasma Display Apparatus
KR20060122625A (en) Plasma display apparatus
KR20070005270A (en) Plasma display apparatus
JP2003331731A (en) Plasma display device

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20020319

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090419

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090419

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100419

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100419

Year of fee payment: 8

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100419

Year of fee payment: 8

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110419

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120419

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120419

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130419

Year of fee payment: 11

LAPS Cancellation because of no payment of annual fees