IT8706632A0 - Metodo per la prevenzione di scariche elettriche superficiali in piastrine di dispositivi a semiconduttore durante il loro collaudo - Google Patents
Metodo per la prevenzione di scariche elettriche superficiali in piastrine di dispositivi a semiconduttore durante il loro collaudoInfo
- Publication number
- IT8706632A0 IT8706632A0 IT8706632A IT663287A IT8706632A0 IT 8706632 A0 IT8706632 A0 IT 8706632A0 IT 8706632 A IT8706632 A IT 8706632A IT 663287 A IT663287 A IT 663287A IT 8706632 A0 IT8706632 A0 IT 8706632A0
- Authority
- IT
- Italy
- Prior art keywords
- diets
- prevention
- testing
- semiconductor devices
- devices during
- Prior art date
Links
- 230000002265 prevention Effects 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
- G01R31/2831—Testing of materials or semi-finished products, e.g. semiconductor wafers or substrates
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/958—Passivation layer
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT06632/87A IT1217324B (it) | 1987-12-22 | 1987-12-22 | Metodo per la prevenzione di scariche elettriche superficiali in piastrine di dispositivo a semiconduttore durante il loro collaudo |
US07/288,407 US4902632A (en) | 1987-12-22 | 1988-12-21 | Method of preventing superficial electrical discharges in chips of semiconductor devices during testing |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT06632/87A IT1217324B (it) | 1987-12-22 | 1987-12-22 | Metodo per la prevenzione di scariche elettriche superficiali in piastrine di dispositivo a semiconduttore durante il loro collaudo |
Publications (2)
Publication Number | Publication Date |
---|---|
IT8706632A0 true IT8706632A0 (it) | 1987-12-22 |
IT1217324B IT1217324B (it) | 1990-03-22 |
Family
ID=11121624
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT06632/87A IT1217324B (it) | 1987-12-22 | 1987-12-22 | Metodo per la prevenzione di scariche elettriche superficiali in piastrine di dispositivo a semiconduttore durante il loro collaudo |
Country Status (2)
Country | Link |
---|---|
US (1) | US4902632A (it) |
IT (1) | IT1217324B (it) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2164100A1 (de) * | 1971-12-23 | 1973-06-28 | Semikron Gleichrichterbau | Elektrisch isolierende einkapselungsmasse fuer halbleiteranordnungen |
US4692557A (en) * | 1986-10-16 | 1987-09-08 | Shell Oil Company | Encapsulated solar cell assemblage and method of making |
-
1987
- 1987-12-22 IT IT06632/87A patent/IT1217324B/it active
-
1988
- 1988-12-21 US US07/288,407 patent/US4902632A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
IT1217324B (it) | 1990-03-22 |
US4902632A (en) | 1990-02-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0308516A4 (en) | Method of determining end point of cleaning in an apparatus for manufacturing semiconductor devices | |
GB8813303D0 (en) | Method of manufacturing semiconductor device | |
KR930005944B1 (en) | Manufacturing method of semiconductor device | |
EP0193117A3 (en) | Method of manufacturing semiconductor device | |
GB2128024B (en) | Method of manufacturing semiconductor integrated circuit device | |
KR920003832A (ko) | 반도체 장치 제조 방법 | |
EP0146895A3 (en) | Method of manufacturing semiconductor device | |
EP0169574A3 (en) | Apparatus for manufacturing semiconductor device | |
EP0127020A3 (en) | Method of manufacturing multi-layer semiconductor device | |
DE3856562D1 (de) | Verbindungsstruktur zwischen Bauelementen für Halbleiterapparat | |
KR870005450A (ko) | 반도체층을 통한 전기적 단락이 없는 반도체 장치와 그 제조방법 | |
IT1173138B (it) | Procedimento per la produzione di un dispositivo a semiconduttori | |
EP0370775A3 (en) | Method of manufacturing semiconductor device | |
KR890700953A (ko) | 전동기계용 수분배출 구조물 및 그 제조방법 | |
GB2128401B (en) | Method of manufacturing semiconductor device | |
KR900008628A (ko) | 반도체 제조장치 | |
GB8801171D0 (en) | Method of manufacturing semiconductor device | |
GB2206446B (en) | Method of manufacturing semiconductor device | |
GB2182168B (en) | Phased-array semiconductor laser apparatus | |
IT1186338B (it) | Dispositivo elettronico a semiconduttore per la protezione di circuiti integrati da scariche elettrostatiche e procedimento per la sua fabbricazione | |
GB2180788B (en) | Apparatus for manufacturing wafers | |
EP0130847A3 (en) | Semiconductor device manufacturing method | |
DE3379292D1 (en) | Method of manufacturing master-slice integrated circuit device | |
EP0299163A3 (en) | Interconnection method for semiconductor device | |
IT8706632A0 (it) | Metodo per la prevenzione di scariche elettriche superficiali in piastrine di dispositivi a semiconduttore durante il loro collaudo |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19961227 |