IT8022511D0 - Calculating machine. - Google Patents

Calculating machine.

Info

Publication number
IT8022511D0
IT8022511D0 IT2251180A IT2251180A IT8022511D0 IT 8022511 D0 IT8022511 D0 IT 8022511D0 IT 2251180 A IT2251180 A IT 2251180A IT 2251180 A IT2251180 A IT 2251180A IT 8022511 D0 IT8022511 D0 IT 8022511D0
Authority
IT
Italy
Prior art keywords
calculating machine
calculating
machine
Prior art date
Application number
IT2251180A
Other languages
Italian (it)
Other versions
IT1149931B (en
Inventor
Pomerene James Herbert
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US06/053,567 priority Critical patent/US4295193A/en
Application filed by Ibm filed Critical Ibm
Publication of IT8022511D0 publication Critical patent/IT8022511D0/en
Application granted granted Critical
Publication of IT1149931B publication Critical patent/IT1149931B/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
    • G06F9/3889Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836Instruction issuing, e.g. dynamic instruction scheduling, out of order instruction execution
    • G06F9/3853Instruction issuing, e.g. dynamic instruction scheduling, out of order instruction execution of compound instructions
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
IT2251180A 1979-06-29 1980-06-03 Calculating machine IT1149931B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US06/053,567 US4295193A (en) 1979-06-29 1979-06-29 Machine for multiple instruction execution

Publications (2)

Publication Number Publication Date
IT8022511D0 true IT8022511D0 (en) 1980-06-03
IT1149931B IT1149931B (en) 1986-12-10

Family

ID=21985149

Family Applications (1)

Application Number Title Priority Date Filing Date
IT2251180A IT1149931B (en) 1979-06-29 1980-06-03 Calculating machine

Country Status (5)

Country Link
US (1) US4295193A (en)
EP (1) EP0021399B1 (en)
JP (1) JPS5816490B2 (en)
DE (1) DE3071119D1 (en)
IT (1) IT1149931B (en)

Families Citing this family (74)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4439828A (en) * 1981-07-27 1984-03-27 International Business Machines Corp. Instruction substitution mechanism in an instruction handling unit of a data processing system
US4521851A (en) * 1982-10-13 1985-06-04 Honeywell Information Systems Inc. Central processor
US4680701A (en) * 1984-04-11 1987-07-14 Texas Instruments Incorporated Asynchronous high speed processor having high speed memories with domino circuits contained therein
US4899275A (en) * 1985-02-22 1990-02-06 Intergraph Corporation Cache-MMU system
US4933835A (en) * 1985-02-22 1990-06-12 Intergraph Corporation Apparatus for maintaining consistency of a cache memory with a primary memory
US4860192A (en) * 1985-02-22 1989-08-22 Intergraph Corporation Quadword boundary cache system
US4884197A (en) * 1985-02-22 1989-11-28 Intergraph Corporation Method and apparatus for addressing a cache memory
US5255384A (en) * 1985-02-22 1993-10-19 Intergraph Corporation Memory address translation system having modifiable and non-modifiable translation mechanisms
JP2539357B2 (en) * 1985-03-15 1996-10-02 株式会社日立マイコンシステム Data processing device
JPH0752390B2 (en) * 1985-05-07 1995-06-05 株式会社日立製作所 Instruction processor
US4777592A (en) * 1985-06-17 1988-10-11 Nec Corporation Information processing system comprising a register renewal waiting control circuit with renewal register number registering means
US4847755A (en) * 1985-10-31 1989-07-11 Mcc Development, Ltd. Parallel processing method and apparatus for increasing processing throughout by parallel processing low level instructions having natural concurrencies
JPH0743648B2 (en) * 1985-11-15 1995-05-15 株式会社日立製作所 Information processing equipment
US5349672A (en) * 1986-03-17 1994-09-20 Hitachi, Ltd. Data processor having logical address memories and purge capabilities
EP0239081B1 (en) * 1986-03-26 1995-09-06 Hitachi, Ltd. Pipelined data processor capable of decoding and executing plural instructions in parallel
US5091846A (en) * 1986-10-03 1992-02-25 Intergraph Corporation Cache providing caching/non-caching write-through and copyback modes for virtual addresses and including bus snooping to maintain coherency
GB8630720D0 (en) * 1986-12-23 1987-02-04 Unilever Plc Cosmetic compositions
US5214770A (en) * 1988-04-01 1993-05-25 Digital Equipment Corporation System for flushing instruction-cache only when instruction-cache address and data-cache address are matched and the execution of a return-from-exception-or-interrupt command
EP0353819B1 (en) * 1988-08-02 1997-04-09 Philips Electronics N.V. Method and apparatus for synchronizing parallel processors using a fuzzy barrier
US5202967A (en) * 1988-08-09 1993-04-13 Matsushita Electric Industrial Co., Ltd. Data processing apparatus for performing parallel decoding and parallel execution of a variable word length instruction
DE69030931T2 (en) * 1989-04-24 1998-01-15 Ibm Multiple sequence processor system
CA2016068C (en) * 1989-05-24 2000-04-04 Robert W. Horst Multiple instruction issue computer architecture
US5129067A (en) * 1989-06-06 1992-07-07 Advanced Micro Devices, Inc. Multiple instruction decoder for minimizing register port requirements
US5136697A (en) * 1989-06-06 1992-08-04 Advanced Micro Devices, Inc. System for reducing delay for execution subsequent to correctly predicted branch instruction using fetch information stored with each block of instructions in cache
US5197137A (en) * 1989-07-28 1993-03-23 International Business Machines Corporation Computer architecture for the concurrent execution of sequential programs
EP0450658B1 (en) * 1990-04-06 2001-08-01 Nec Corporation Parallel pipelined instruction processing system for very long instruction word
JP2507638B2 (en) * 1989-12-01 1996-06-12 三菱電機株式会社 Data processing device
US5119495A (en) * 1989-12-21 1992-06-02 Bull Hn Information Systems Inc. Minimizing hardware pipeline breaks using software scheduling techniques during compilation
US5203002A (en) * 1989-12-27 1993-04-13 Wetzel Glen F System with a multiport memory and N processing units for concurrently/individually executing 2N-multi-instruction-words at first/second transitions of a single clock cycle
US5230068A (en) * 1990-02-26 1993-07-20 Nexgen Microsystems Cache memory system for dynamically altering single cache memory line as either branch target entry or pre-fetch instruction queue based upon instruction sequence
US5163140A (en) * 1990-02-26 1992-11-10 Nexgen Microsystems Two-level branch prediction cache
US5226130A (en) * 1990-02-26 1993-07-06 Nexgen Microsystems Method and apparatus for store-into-instruction-stream detection and maintaining branch prediction cache consistency
US5303356A (en) * 1990-05-04 1994-04-12 International Business Machines Corporation System for issuing instructions for parallel execution subsequent to branch into a group of member instructions with compoundability in dictation tag
EP0825529A3 (en) * 1990-05-04 1998-04-29 International Business Machines Corporation System for preparing instructions for instruction parallel processor and system with mechanism for branching in the middle of a compound instruction
DE69123629T2 (en) * 1990-05-04 1997-06-12 Ibm Machine architecture for scalar compound instruction set
US5504932A (en) * 1990-05-04 1996-04-02 International Business Machines Corporation System for executing scalar instructions in parallel based on control bits appended by compounding decoder
US5448746A (en) * 1990-05-04 1995-09-05 International Business Machines Corporation System for comounding instructions in a byte stream prior to fetching and identifying the instructions for execution
US5295249A (en) * 1990-05-04 1994-03-15 International Business Machines Corporation Compounding preprocessor for cache for identifying multiple instructions which may be executed in parallel
CA2037708C (en) * 1990-05-04 1998-01-20 Richard J. Eickemeyer General purpose compound apparatus for instruction-level parallel processors
JPH0679273B2 (en) * 1990-05-04 1994-10-05 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン Data processing device
US5214763A (en) * 1990-05-10 1993-05-25 International Business Machines Corporation Digital computer system capable of processing two or more instructions in parallel and having a coche and instruction compounding mechanism
CA2038264C (en) * 1990-06-26 1995-06-27 Richard James Eickemeyer In-memory preprocessor for a scalable compound instruction set machine processor
US5197135A (en) * 1990-06-26 1993-03-23 International Business Machines Corporation Memory management for scalable compound instruction set machines with in-memory compounding
JP2532300B2 (en) * 1990-10-17 1996-09-11 三菱電機株式会社 Instruction supply device in parallel processing device
EP0498067A3 (en) * 1991-02-08 1994-03-23 Ibm
US5287467A (en) * 1991-04-18 1994-02-15 International Business Machines Corporation Pipeline for removing and concurrently executing two or more branch instructions in synchronization with other instructions executing in the execution unit
JP2779557B2 (en) * 1991-07-09 1998-07-23 三菱電機株式会社 Parallel processing unit
EP0544083A3 (en) * 1991-11-26 1994-09-14 Ibm Interleaved risc-type parallel processor and processing methods
US5590359A (en) * 1992-08-05 1996-12-31 Intel Corporation Method and apparatus for generating a status word in a pipelined processor
US5737561A (en) * 1993-01-22 1998-04-07 Intel Corporation Method and apparatus for executing an instruction with multiple brancing options in one cycle
US5717908A (en) * 1993-02-25 1998-02-10 Intel Corporation Pattern recognition system using a four address arithmetic logic unit
US5825921A (en) * 1993-03-19 1998-10-20 Intel Corporation Memory transfer apparatus and method useful within a pattern recognition system
US5941986A (en) * 1993-04-30 1999-08-24 Intel Corporation Micro-code sequencer with branch-taken and branch-not-taken micro-code vectors sharing common address to eliminate taken branch penalties
US5752013A (en) * 1993-06-30 1998-05-12 Intel Corporation Method and apparatus for providing precise fault tracing in a superscalar microprocessor
US5721854A (en) * 1993-11-02 1998-02-24 International Business Machines Corporation Method and apparatus for dynamic conversion of computer instructions
DE69430018T2 (en) * 1993-11-05 2002-11-21 Intergraph Corp Instruction cache with associative crossbar switch
EP0652510B1 (en) * 1993-11-05 2000-01-26 Intergraph Corporation Software scheduled superscalar computer architecture
US5974534A (en) * 1994-02-14 1999-10-26 Hewlett-Packard Company Predecoding and steering mechanism for instructions in a superscalar processor
US5699536A (en) * 1995-04-13 1997-12-16 International Business Machines Corporation Computer processing system employing dynamic instruction formatting
JP3790607B2 (en) 1997-06-16 2006-06-28 松下電器産業株式会社 VLIW processor
US6112299A (en) * 1997-12-31 2000-08-29 International Business Machines Corporation Method and apparatus to select the next instruction in a superscalar or a very long instruction word computer having N-way branching
US6560775B1 (en) * 1998-01-15 2003-05-06 Elbrus International Limited Branch preparation
US6304954B1 (en) * 1998-04-20 2001-10-16 Rise Technology Company Executing multiple instructions in multi-pipelined processor by dynamically switching memory ports of fewer number than the pipeline
US6295592B1 (en) 1998-07-31 2001-09-25 Micron Technology, Inc. Method of processing memory requests in a pipelined memory controller
US6272609B1 (en) 1998-07-31 2001-08-07 Micron Electronics, Inc. Pipelined memory controller
US7149878B1 (en) 2000-10-30 2006-12-12 Mips Technologies, Inc. Changing instruction set architecture mode by comparison of current instruction execution address with boundary address register values
US7711926B2 (en) * 2001-04-18 2010-05-04 Mips Technologies, Inc. Mapping system and method for instruction set processing
US6826681B2 (en) * 2001-06-18 2004-11-30 Mips Technologies, Inc. Instruction specified register value saving in allocated caller stack or not yet allocated callee stack
US7107439B2 (en) * 2001-08-10 2006-09-12 Mips Technologies, Inc. System and method of controlling software decompression through exceptions
US7589738B2 (en) * 2004-07-14 2009-09-15 Integrated Device Technology, Inc. Cache memory management system and method
US7913069B2 (en) * 2006-02-16 2011-03-22 Vns Portfolio Llc Processor and method for executing a program loop within an instruction word
US7895560B2 (en) * 2006-10-02 2011-02-22 William Stuart Lovell Continuous flow instant logic binary circuitry actively structured by code-generated pass transistor interconnects
US8892958B2 (en) 2012-06-15 2014-11-18 International Business Machines Corporation Dynamic hardware trace supporting multiphase operations
CN109284131A (en) * 2013-05-24 2019-01-29 相干逻辑公司 Memory-network processing unit with programmable optimization

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3346851A (en) * 1964-07-08 1967-10-10 Control Data Corp Simultaneous multiprocessing computer system
US3544973A (en) * 1968-03-13 1970-12-01 Westinghouse Electric Corp Variable structure computer
US3704448A (en) * 1971-08-02 1972-11-28 Hewlett Packard Co Data processing control system
US3771138A (en) * 1971-08-31 1973-11-06 Ibm Apparatus and method for serializing instructions from two independent instruction streams
US3771141A (en) * 1971-11-08 1973-11-06 Culler Harrison Inc Data processor with parallel operations per instruction
US3815095A (en) * 1972-08-29 1974-06-04 Texas Instruments Inc General-purpose array processor
FR2215877A5 (en) * 1973-01-26 1974-08-23 Thomson Csf
US3893084A (en) * 1973-05-01 1975-07-01 Digital Equipment Corp Memory access control system
GB1426749A (en) * 1973-06-05 1976-03-03 Burroughs Corp Micro programme data processor having parallel instruction flow streams for plural level of subinstruction sets
US4025771A (en) * 1974-03-25 1977-05-24 Hughes Aircraft Company Pipe line high speed signal processor
JPS5110746A (en) * 1974-07-17 1976-01-28 Hitachi Ltd
JPS5415388B2 (en) * 1974-12-11 1979-06-14
GB1506972A (en) * 1976-02-06 1978-04-12 Int Computers Ltd Data processing systems
US4128880A (en) * 1976-06-30 1978-12-05 Cray Research, Inc. Computer vector register processing
JPS5367328A (en) * 1976-11-29 1978-06-15 Nec Corp Order process system

Also Published As

Publication number Publication date
JPS567147A (en) 1981-01-24
JPS5816490B2 (en) 1983-03-31
IT1149931B (en) 1986-12-10
DE3071119D1 (en) 1985-10-31
US4295193A (en) 1981-10-13
EP0021399A1 (en) 1981-01-07
EP0021399B1 (en) 1985-09-25

Similar Documents

Publication Publication Date Title
NO772422L (en) Borkrone.
NO792070L (en) Hand tools.
NO791327L (en) Loepesko.
NO790130L (en) Skraa stoettemur.
NO772402L (en) Murplugg.
NO149853B (en) Formingswire.
NO793315L (en) Diphenylbutyl-piperazinecarboxamides.
NO794024L (en) Boelgekraftverk.
NL7705675A (en) Construction machine.
IT7926704D0 (en) Phosfinyl-alkanoyl-proline.
NO792610L (en) Boelgekraftverk.
NO144292B (en) Skinnegaaende kjoeretoey.
IT7822421D0 (en) Cycloalkyltriazoles.
IT7924294D0 (en) Die-casting machine.
IT8119781D0 (en) Grinding machine.
NO802829L (en) Sole.
NO790239L (en) Toemmerklave.
NO147739C (en) Stirring machine.
NO800050L (en) Silduk.
NO791278L (en) Vaatrom.
NO151727C (en) Dishwasher.
IT1209221B (en) Improved microprocessor.
NO764152L (en) Diarramma.
NO149144B (en) Foldedoer.
IT8124305D0 (en) Dishwasher machine.

Legal Events

Date Code Title Description
TA Fee payment date (situation as of prs-date), data collected since 19931001

Effective date: 19940629