IT1260848B - Sistema a multiprocessore - Google Patents

Sistema a multiprocessore

Info

Publication number
IT1260848B
IT1260848B ITTO930428A ITTO930428A IT1260848B IT 1260848 B IT1260848 B IT 1260848B IT TO930428 A ITTO930428 A IT TO930428A IT TO930428 A ITTO930428 A IT TO930428A IT 1260848 B IT1260848 B IT 1260848B
Authority
IT
Italy
Prior art keywords
multiprocessor
line
modules
multiprocessor system
direct accessibility
Prior art date
Application number
ITTO930428A
Other languages
English (en)
Original Assignee
Finmeccanica Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Finmeccanica Spa filed Critical Finmeccanica Spa
Priority to ITTO930428A priority Critical patent/IT1260848B/it
Publication of ITTO930428A0 publication Critical patent/ITTO930428A0/it
Priority to EP94108884A priority patent/EP0628917B1/en
Priority to DE69424221T priority patent/DE69424221D1/de
Priority to US08/258,759 priority patent/US5586258A/en
Publication of ITTO930428A1 publication Critical patent/ITTO930428A1/it
Application granted granted Critical
Publication of IT1260848B publication Critical patent/IT1260848B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8015—One dimensional arrays, e.g. rings, linear arrays, buses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Multi Processors (AREA)

Abstract

Sistema multiprocessore (1) a più livelli gerarchici comprendente una pluralità di unità di elaborazione (3) ciascuna delle quali comprende una pluralità di moduli multiprocessori (5) collegati ad una prima linea ad accessibilità diretta (10) per costituire un primo livello gerarchico (regione). Tali unità di elaborazione (3) comprendono sottoinsiemi di moduli multiprocessori (5) collegati a rispettive seconde linee ad accessibilità diretta (14) per costituire un secondo livello gerarchico (famiglia). Ciascun modulo multiprocessore (5) comprende una pluralità di moduli di elaborazione (PE) collegati ad una linea di accessibilità diretta (34) (gruppo) che è interconnessa con la prima (10) e la seconda linea (14).[Fig. 1, 2].
ITTO930428A 1993-06-11 1993-06-11 Sistema a multiprocessore IT1260848B (it)

Priority Applications (4)

Application Number Priority Date Filing Date Title
ITTO930428A IT1260848B (it) 1993-06-11 1993-06-11 Sistema a multiprocessore
EP94108884A EP0628917B1 (en) 1993-06-11 1994-06-09 Multiprocessor system
DE69424221T DE69424221D1 (de) 1993-06-11 1994-06-09 Mehrrechnersystem
US08/258,759 US5586258A (en) 1993-06-11 1994-06-13 Multilevel hierarchical multiprocessor computer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ITTO930428A IT1260848B (it) 1993-06-11 1993-06-11 Sistema a multiprocessore

Publications (3)

Publication Number Publication Date
ITTO930428A0 ITTO930428A0 (it) 1993-06-11
ITTO930428A1 ITTO930428A1 (it) 1994-12-11
IT1260848B true IT1260848B (it) 1996-04-23

Family

ID=11411555

Family Applications (1)

Application Number Title Priority Date Filing Date
ITTO930428A IT1260848B (it) 1993-06-11 1993-06-11 Sistema a multiprocessore

Country Status (4)

Country Link
US (1) US5586258A (it)
EP (1) EP0628917B1 (it)
DE (1) DE69424221D1 (it)
IT (1) IT1260848B (it)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
DE19651075A1 (de) 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen
DE19654595A1 (de) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen
EP1329816B1 (de) 1996-12-27 2011-06-22 Richter, Thomas Verfahren zum selbständigen dynamischen Umladen von Datenflussprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o.dgl.)
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
DE19861088A1 (de) 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Verfahren zur Reparatur von integrierten Schaltkreisen
US6212606B1 (en) * 1998-10-13 2001-04-03 Compaq Computer Corporation Computer system and method for establishing a standardized shared level for each storage unit
WO2000077652A2 (de) 1999-06-10 2000-12-21 Pact Informationstechnologie Gmbh Sequenz-partitionierung auf zellstrukturen
US6973559B1 (en) * 1999-09-29 2005-12-06 Silicon Graphics, Inc. Scalable hypercube multiprocessor network for massive parallel processing
JP2004506261A (ja) 2000-06-13 2004-02-26 ペーアーツェーテー　イクスペーペー　テクノロジーズ　アクチエンゲゼルシャフト パイプラインｃｔプロトコルおよびｃｔ通信
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
JP4783527B2 (ja) 2001-01-31 2011-09-28 株式会社ガイア・システム・ソリューション データ処理システム、データ処理装置およびその制御方法
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
WO2005045692A2 (en) 2003-08-28 2005-05-19 Pact Xpp Technologies Ag Data processing device and method
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
EP1540507B1 (de) * 2001-03-05 2012-05-23 Richter, Thomas Vorrichtung zur datenverarbeitung mit einem feld rekonfigurierbarer elemente
US7657877B2 (en) 2001-06-20 2010-02-02 Pact Xpp Technologies Ag Method for processing data
JP4865960B2 (ja) 2001-06-25 2012-02-01 株式会社ガイア・システム・ソリューション データ処理装置およびその制御方法
US7996827B2 (en) * 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
US6993674B2 (en) 2001-12-27 2006-01-31 Pacific Design, Inc. System LSI architecture and method for controlling the clock of a data processing system through the use of instructions
WO2003060747A2 (de) 2002-01-19 2003-07-24 Pact Xpp Technologies Ag Reconfigurierbarer prozessor
AU2003214003A1 (en) 2002-02-18 2003-09-09 Pact Xpp Technologies Ag Bus systems and method for reconfiguration
US7085866B1 (en) * 2002-02-19 2006-08-01 Hobson Richard F Hierarchical bus structure and memory access protocol for multiprocessor systems
US6959372B1 (en) * 2002-02-19 2005-10-25 Cogent Chipware Inc. Processor cluster architecture and associated parallel processing methods
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
WO2004021176A2 (de) 2002-08-07 2004-03-11 Pact Xpp Technologies Ag Verfahren und vorrichtung zur datenverarbeitung
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
US7394284B2 (en) 2002-09-06 2008-07-01 Pact Xpp Technologies Ag Reconfigurable sequencer structure
WO2007082730A1 (de) 2006-01-18 2007-07-26 Pact Xpp Technologies Ag Hardwaredefinitionsverfahren
US20120096292A1 (en) * 2010-10-15 2012-04-19 Mosaid Technologies Incorporated Method, system and apparatus for multi-level processing
RU2623806C1 (ru) * 2016-06-07 2017-06-29 Акционерное общество Научно-производственный центр "Электронные вычислительно-информационные системы" (АО НПЦ "ЭЛВИС") Способ и устройство обработки стереоизображений

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4130865A (en) * 1974-06-05 1978-12-19 Bolt Beranek And Newman Inc. Multiprocessor computer apparatus employing distributed communications paths and a passive task register
JPS58501602A (ja) * 1981-09-18 1983-09-22 クリスチャン　ロプシング　エ−・エス マルチプロセッサ・コンピュ−タシステム
US4485438A (en) * 1982-06-28 1984-11-27 Myrmo Erik R High transfer rate between multi-processor units
IT1184015B (it) * 1985-12-13 1987-10-22 Elsag Sistema multiprocessore a piu livelli gerarchici
US4734865A (en) * 1986-01-28 1988-03-29 Bell & Howell Company Insertion machine with audit trail and command protocol
US4942575A (en) * 1988-06-17 1990-07-17 Modular Computer Systems, Inc. Error connection device for parity protected memory systems
US4912633A (en) * 1988-10-24 1990-03-27 Ncr Corporation Hierarchical multiple bus computer architecture
EP0503514B1 (en) * 1991-03-11 1998-11-18 Silicon Graphics, Inc. Backward-compatible computer architecture with extended word size and address space

Also Published As

Publication number Publication date
DE69424221D1 (de) 2000-06-08
US5586258A (en) 1996-12-17
ITTO930428A1 (it) 1994-12-11
EP0628917A2 (en) 1994-12-14
EP0628917B1 (en) 2000-05-03
ITTO930428A0 (it) 1993-06-11
EP0628917A3 (en) 1995-08-09

Similar Documents

Publication Publication Date Title
IT1260848B (it) Sistema a multiprocessore
ES2047474T3 (es) Sistema multiprocesador de nivel jerarquico multiple.
GB9902115D0 (en) Neural networks
TW333696B (en) Memory module
GB9408626D0 (en) Machine readable binary code
ES546750A0 (es) Un sistema de transporte de datos que utiliza las lineas de abonados telefonicos
EP0614143A3 (en) Data processing system comprising a memory module protected against loss of power.
DE69430700D1 (de) Flüssigkeitsdichte kunststoff-kupplung für kabel, rohre oder stangen
DE3486084D1 (de) Abstimmsystem auf dielektrischen substraten.
DE4496932T1 (de) Energiesysteme für Einsteckmodule
DE69028809D1 (de) Fehlertoleranter Speicher
CA2225972A1 (en) Power supply system
DE69223990D1 (de) Auch gegen mehrfachfehler sicherer, fehlertoleranter taktgeber
EP0332910A3 (en) Memory system having predictive module selection
DK0647996T3 (da) Koronaudladningsreaktor.
ITMI910337A0 (it) Ugello perfezionato per macchine idropulitrici ad alta pressione e simili con bocche di erogazione allineate
ITRM910076A1 (it) Architettura per rete neuronica fisicamente inseribile nel processo di apprendimento.
TW344138B (en) Nonvolatile memory array with compatible vertical source lines
ES2171195T3 (es) Aparato de chorro de tinta con una pluralidad de camaras con orificios multiples.
ES2134117A1 (es) Barco con columnas de apoyo que se extienden verticalmente.
ITMI932070A0 (it) Sistema di depressurizzazione per impianti operanti con vapoer in pressione.
IT8921523A0 (it) Scheda di linea con tensioni di segnalazione distribuite.
IT8423105A0 (it) Sistema di segreteria telefonica con elaborazione distribuita.
IT8324251A0 (it) Memoria impiegante linee di indirizzo di riga e colonna multiplate.
DE69420772D1 (de) Abtastmodul für Symbol-Abtastsystem

Legal Events

Date Code Title Description
0001 Granted