IE44466B1 - Improvements in or relating to an equalizer for the differential gain of an fm directional radio system - Google Patents

Improvements in or relating to an equalizer for the differential gain of an fm directional radio system

Info

Publication number
IE44466B1
IE44466B1 IE424/77A IE42777A IE44466B1 IE 44466 B1 IE44466 B1 IE 44466B1 IE 424/77 A IE424/77 A IE 424/77A IE 42777 A IE42777 A IE 42777A IE 44466 B1 IE44466 B1 IE 44466B1
Authority
IE
Ireland
Prior art keywords
cable
circuit
differential gain
equalizer
resistance
Prior art date
Application number
IE424/77A
Other versions
IE44466L (en
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of IE44466L publication Critical patent/IE44466L/en
Publication of IE44466B1 publication Critical patent/IE44466B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B3/00Line transmission systems
    • H04B3/02Details
    • H04B3/04Control of transmission; Equalising
    • H04B3/14Control of transmission; Equalising characterised by the equalising network used
    • H04B3/143Control of transmission; Equalising characterised by the equalising network used using amplitude-frequency equalisers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/38Impedance-matching networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Networks Using Active Elements (AREA)
  • Filters And Equalizers (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Radio Relay Systems (AREA)
  • Variable-Direction Aerials And Aerial Arrays (AREA)
  • Circuits Of Receivers In General (AREA)

Description

The .invention relates to an equaliser circuit for setting the differential gain of an FM directional radio system, in which there is superimposed upon the main signal a time-delayed, reduced level portion of that signal.
The differential gain is defined as the change in level of a measurement signal at the output of an FM-demodulator stage relative to the IF frequency of a carrier that is frequency modulated with this measurement signal.
Attenuation distortions and delay distortions, considered alone or in combination with AM-PM conversion, can lead to distortions in the differential gain without this being visible in the attenuation or delay curve. , since one or more non-linear four-terminal networks are present in the signal path, e.g. an IF-limiter stage or a travelling-wave amplifier for example. Consequently smoothing tho attenuation and delay distortions on the receiving side is not an effective operation to ensure adequately low intermodulation noise, and an additional equalizer circuit is needed, which permits at least some equalisation of gradients in the differential gain curves.
The production of a variable differential gain gradient by introducing a parabolic delay distortion and inserting a non-linear element with adjustable AM-PM ' conversion is described in an article entitled IF Variable Equalizers for FM Microwave Radio Links by Shiki, Koyama and Kurokawa, published in IEEE Transactions On Communications Vol. Coro-22, No. 7, July 1974. However, -244466 this has the disadvantage that the rotation only tai· r place in one direction am’ that it ir a relatively t s-t i\ solηνΐοη.
On·; object oi tho invention is to provide an equiliitr circuit·, which enables gradients in the differential gain curve;·; to be equalised in a simple way.
The invention consists in an equalizer circuit for correcting the differential gain of an FM directional radio system, in vihich circuit means are provided to superimpose a delayed and reduced signal upon a main signal, said circuit comprising a cable that is inserted in series in the signal path and mis-matched at its terminations, and being of such a length that the attenuation distortions and differential gain di?· tort ions; occurring at the cable output substantially correspond to a sine function having its zero point in tho middle of the operating band of said system.
Thus, in a circuit constructed in accordance with the invention there is superimposed upon the main signal a signal that is delayed by twice the cable transit time and reduced by the product of the reflection factors.
By varying the reflection factor at one end of tho cable, both the magnitude and the polarity of the sine ripple content can be changed.
Advantageously the cable may utilise an appropriately elongated form of a connecting cable al.; «·.idy r.-quiie Preferably a resistance netviork consisting of a potentiometer in a series arm and resistance connected to the potentiometer slider in a shunt arm is connected before the cable. This has the effect that the reflection factor is changed considerably by modification of a single balancing element but the attenuation in the middle of the band remains practically constant..
Any stray inductance of the potentiometer, or transverse resistance can be compensated for by connecting a variable condenser in parallel with the resistance network at its output end.
The invention will now be described with reference to the drawings, in which:Figure 1 is a theorectical circuit diagram of one exemplary embodiment of an equalizer circuit with a cable in the signal path; Figure 2 is a schematic illustration of an exemplary embodiment showing the equalizer circuit with its cable and feeding network in the signal path; and Figure 3 is a graphic illustration of the variation in the differential gain produced by changing the potentiometer setting in the embodiments shown in Figure 2 In the theoretical circuit diagram in Figure 1, a source generator G supplies the circuit with a waveform 4 4 6 6 having a voltage L'Q, a resistance Rl is provided in series with tiie signal path to a •.’able K having input terminals 1 and 2, output terminals 3 and 4, an electrical length l,p an characteristic impedance Ζθ» and with a load resistance R2 connected between the output terminals and 4. By means of this cable, vzhich is mis-matched at both terminations, a delayed correction signal is produced which is superimposed over the main signal, this,correction signal having an amplitude that is reduced relative to the latter. This causes attenuation distortions, delay distortions and distortions in tho differential gain. The distortions in the differential gain can bo changed by adjusting the amplitude of the delayed signal.
The way the circuit works will, now be explained in detail. The generator G with the output voltage Uq connected to the input of a cable K having a characteristic impedance Ζθ via a resistance Rl produces a waveform at the cable input having the voltagesUG1 = Uo (1 + rx)/2 ...(1) when Γχ is the reflection factor seen from the cable, and has a value :rx = (1 - ηχ)/(1 + mx); with 2X = Rl/Ζθ.
Assuming the cable to be free of any significant loss, 25 the wave voltage 0.,? at the cable output is giver, by the exj u’essj on: 444®® °G2 UG1 e 310 ; where ...(2) U2G UG2 + CR2 ’ UG2 ” r2^ L o- o' and whore cQ is the speed of light. The wave is partially absorbed and partially reflected at the resistance R2. The absorbed wave voltage U2G can be defined as:...(3) where r2 - (1 - + nl2^ and EL·, “ ^/Zq · The reflected wave UR2 - r2’UC2 re*-urns the cable inpu and is reflected there a second time. At the cable output it then has tha voltage URR2, given by the expression :URR2 rl ..(4) The reflected wave U2RR absorbed in resistance R2 can then be defined by the expression :U2RR = URR2 (1r2>- .-.(5) Disregarding any further reflections, the voltage ϋ2 at resistance R2 is then given by the expression:U2=U2G + U2RR · If the values obtained from equations (3) and (5) for U2G and U2RR are inserted In equation (6), we obtain:U2 = UG2 (1 “ r2} + URR2 (1r2) .-.(7) and from this we can obtain the expression:Π2/°Ο/2 (1+ri) (1_r?) (l+rjTje e ... (8) -C44466 Thus, superimposed over the main signal, the cable gives a signal which is delayed by twice the cable transit time and is reduced by the product of the reflection factors.
For rj. rs,« 1 the absolute amount can be fairly approximated as:U, u, 0/2 I ~ (l-ir-j) C-pf (Ι+ΙχΙ·) cos 'SCf) . (9) For this the cable length is so chosen that the attenuation distortions occurring at the cable exit may be regarded as substantially cotresponding to a sine funetio., the zero point of which lies in the middle of the band and the period of which is such that the frequency bend to be equalised falls in the straighlost part of the sine function. This means that the cable length l.E is chosen so that:2Vo= (2n“X) - I; where:1 f .is the mid-band frequency; and n j,. a posi l.iv-- whole number.
Tiit'd Lhe absolute amount becomes:-7J0/2 (l+Λ-ρ (l-r2) 1+(-1} 1- r. Λ 4 Λ-in (10) in which δ^λ v?at set equal to The differential gain DG, which is defined as the change in phase deviation J'-ij relative to the phase deviation l\ , may he expressed as DG /\γ - -(—1ϊηχ·χΓ2 (1-cos2)^.js) sin 2^^« UU where = 2Kfe and f is the measurement frequency for tha DG measurement. Thus at the same time the differential gain has a sine ripple content. By Varying the reflection facto:-, at one end of the cable both the magnitude and the pol«rity of the sine ripple content can be changed.
Figure 2 shows an advantageous embodiment constructed ii. accordance with the invention, in which it is possible to change the reflection factor considerably through modification of a single balancing element, whilst maintaining the attenuation in the middle of the band practically constant, using a resistance network connected before the cable K.
This network consists of a potentiometer R3 in a series arm and a resistance R5 connected to the potentiometer slider in a shunt arm. The feed circuit, comprising the generator G of internal resistance Ζθ and this resistance network has a variable source impedance Rq defined by the expression :R5(R4+Z..) Rq = R3-R4 + Β5+Κ4+Ζθ and the circuit exhibits a substantial constant output level if R3 and R5 are chosen appropriately, i.e. so that at the -84 4 4 6 6 potentiometer end settings tho reflection factors are substantially inversely equal, i.e. r^ = -r12· Thus for the voltage standing wave ratios we obtain the erpresion :mn Wj j being equal to nijg being equal to R^g/Z,,; and Κφ and P.Q2 being the source impedance values at the potentiometer end settings. The feed circuit in this embodiment constructed in accordance with the invention offers a large change in the reflection factor with a relatively small change in attenuation,that may be disregarded during operation. However, the maximum possible gradient for the differential gain curve also depends upon the magnitude of the product of the reflection factors r^. A trimmer capacitor C connected in parallel with the resistance network at its output side serves to equalise any stray inductance of the potentiometer R3 cind the transverse resistance R5. It also makes it possible to set the source resistance Rq exactly to the characteristic impedance Ζθ and permits correct setting of tho partial series resistance R<3 of the potentiometer R3 lying before the tapping point.
Fig. 3 shows the differential gain £τ\/η as a function of & £ for various values of the partial resistance R4 of the potentiometer R3, and thus for various values of the reflection factor Γχ. It can be seen from the group of curves tha· the ripple content is highest at the minimum and maximum values of tha partial res Lstane -9-' (in the circuit under 4 4®® consideration the partial resistance is variable between 0 and 47 oms), i.e. at the two end settings of potentionet

Claims (4)

1.. An equalizer circuit for correcting the differential gain of an I’M directional radio system, in which circuit means are provided to superimpose a delayed and reduced sign upon a main signal, said circuit comprising a cable that is Inserted in series in the signal path, and mismatched at its terminations, find being of such a length that the attenuation distortions and differential gain distortions occurring at the cable output substantially correspond to a sine functioi having its zero point in the middle of the operating band c : said system.
2. An equalizer circuit as claimed in Claim 1, in which said cable is an elongated connecting cable between two units of said directional radio system.
3. An equalizer· circuit as claimed in’ Claim 1 or Claim 2 in which a resistance network As connected before the cable, this network consisting of a potentiometer in a series firm and a resistance connected to the potentiometer slider in a shunt arm.
4. An equalizer circuit as claimed in Claim 3, in which a variable capacitor is connected in parallel with the resistance network at its output.
IE424/77A 1976-03-01 1977-02-28 Improvements in or relating to an equalizer for the differential gain of an fm directional radio system IE44466B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2608388A DE2608388C3 (en) 1976-03-01 1976-03-01 Equalizer for the slope of the differential gain of an FM radio relay system

Publications (2)

Publication Number Publication Date
IE44466L IE44466L (en) 1977-09-01
IE44466B1 true IE44466B1 (en) 1981-12-02

Family

ID=5971251

Family Applications (1)

Application Number Title Priority Date Filing Date
IE424/77A IE44466B1 (en) 1976-03-01 1977-02-28 Improvements in or relating to an equalizer for the differential gain of an fm directional radio system

Country Status (14)

Country Link
AT (1) AT360086B (en)
AU (1) AU506779B2 (en)
BE (1) BE851949A (en)
DE (1) DE2608388C3 (en)
DK (1) DK87577A (en)
FI (1) FI64873C (en)
FR (1) FR2343365A1 (en)
GB (1) GB1572861A (en)
IE (1) IE44466B1 (en)
IT (1) IT1076976B (en)
LU (1) LU76862A1 (en)
NL (1) NL172812C (en)
NO (1) NO143008C (en)
SE (1) SE418134B (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2030723C2 (en) * 1970-06-23 1982-02-04 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Amplitude equaliser for fm intermediate frequency signals - has series line shunted by resistor and both adjusted to compensate amplitude distortion
DE2421784C3 (en) * 1974-05-06 1980-07-17 Siemens Ag, 1000 Berlin Und 8000 Muenchen Line device for transmission lines with coaxial cables for the transmission of digital signals

Also Published As

Publication number Publication date
BE851949A (en) 1977-09-01
NO143008B (en) 1980-08-18
SE418134B (en) 1981-05-04
NL172812C (en) 1983-10-17
DE2608388B2 (en) 1980-06-26
SE7702183L (en) 1977-09-02
AU506779B2 (en) 1980-01-24
ATA132477A (en) 1980-05-15
FR2343365A1 (en) 1977-09-30
NL172812B (en) 1983-05-16
AT360086B (en) 1980-12-29
GB1572861A (en) 1980-08-06
DE2608388A1 (en) 1977-09-08
NL7702196A (en) 1977-09-05
LU76862A1 (en) 1978-10-18
DK87577A (en) 1977-09-02
NO770668L (en) 1977-09-02
FI770622A (en) 1977-09-02
FI64873C (en) 1984-01-10
AU2276877A (en) 1978-09-07
FR2343365B1 (en) 1980-09-19
IE44466L (en) 1977-09-01
DE2608388C3 (en) 1985-07-11
FI64873B (en) 1983-09-30
IT1076976B (en) 1985-04-27
NO143008C (en) 1980-11-26

Similar Documents

Publication Publication Date Title
DE69123006T2 (en) High frequency power amplifier with high efficiency and low distortion
CA2401539C (en) Method and device for active impedance matching
FR2654879A1 (en) PREDISTORSION EQ WITH RESISTIVE COMBINATOR AND DIVIDER AND CORRESPONDING EQ METHOD.
WO1997035390A1 (en) Predistortion circuit for an analog signal in a video communication network
CN102714486B (en) Amplifying device and signal processing device
US2147728A (en) Phase changer
NL7920091A (en) DRIVE POINT IMPEDANCE.
US7902937B2 (en) Positive coefficient weighted quadrature modulation method and apparatus
IE44466B1 (en) Improvements in or relating to an equalizer for the differential gain of an fm directional radio system
WO2020054173A1 (en) Signal generation device
US3518581A (en) All-pass delay equalizer network
US3453552A (en) Intercept corrector and phase shifter device
CN109495421B (en) In-phase component and quadrature component mismatch compensation device and method
US4032866A (en) Low loss frequency response corrective network
US4160276A (en) Aperture correction circuit
CN207801874U (en) Doherty power amplifier devices
US20090290649A1 (en) Signal propagation circuit and signal processing apparatus
US4096454A (en) Amplitude and delay equalization of surface acoustic wave filters in amplitude modulation system
US4375698A (en) Apparatus for testing microwave radios having 35 MHz if using test equipment designed for 70 MHz IF
US11949386B2 (en) Distributed conversion of digital data to radio frequency
US4352075A (en) Split phase delay equalizer with single transformer and adjustment for Q loss
US6943643B2 (en) Controllable two-phase network with amplitude compensation
US2538544A (en) Hyperfrequency wide-band impedance matching network
SU1185616A1 (en) Correcting device
JPH0815245B2 (en) Non-linear distortion compensation circuit