GB756757A - Serial type binary-decimal adder - Google Patents
Serial type binary-decimal adderInfo
- Publication number
- GB756757A GB756757A GB2495/54A GB249554A GB756757A GB 756757 A GB756757 A GB 756757A GB 2495/54 A GB2495/54 A GB 2495/54A GB 249554 A GB249554 A GB 249554A GB 756757 A GB756757 A GB 756757A
- Authority
- GB
- United Kingdom
- Prior art keywords
- input
- adder
- binary
- digit
- positive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/491—Computations with decimal numbers radix 12 or 20.
- G06F7/492—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
- G06F7/493—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
- G06F7/494—Adding; Subtracting
- G06F7/495—Adding; Subtracting in digit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Analysis (AREA)
- Manipulation Of Pulses (AREA)
- Measuring Frequencies, Analyzing Spectra (AREA)
- Analogue/Digital Conversion (AREA)
- Pulse Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US334256A US2910239A (en) | 1953-01-30 | 1953-01-30 | Serial type binary-coded decimal adder |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB756757A true GB756757A (en) | 1956-09-12 |
Family
ID=23306354
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB2495/54A Expired GB756757A (en) | 1953-01-30 | 1954-01-27 | Serial type binary-decimal adder |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US2910239A (en:Method) |
| BE (1) | BE526099A (en:Method) |
| DE (1) | DE1032577B (en:Method) |
| FR (1) | FR1097260A (en:Method) |
| GB (1) | GB756757A (en:Method) |
| NL (1) | NL184704B (en:Method) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3201762A (en) * | 1957-01-25 | 1965-08-17 | Honeywell Inc | Electrical data processing apparatus |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US2927732A (en) * | 1955-10-10 | 1960-03-08 | Marchant Res Inc | Electronic computer |
| DE1126166B (de) * | 1959-10-14 | 1962-03-22 | Ibm | Serien-Ziffernrechner |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB683882A (en) * | 1948-07-26 | 1952-12-10 | Nat Res Dev | Improvements in or relating to electronic circuits for digital computing systems |
| GB700007A (en) * | 1949-12-22 | 1953-11-25 | Nat Res Dev | Digital computing engines |
| GB678427A (en) * | 1951-03-09 | 1952-09-03 | British Tabulating Mach Co Ltd | Improvements in electronic adding devices |
| US2758787A (en) * | 1951-11-27 | 1956-08-14 | Bell Telephone Labor Inc | Serial binary digital multiplier |
-
0
- BE BE526099D patent/BE526099A/xx unknown
- NL NLAANVRAGE7502251,A patent/NL184704B/xx unknown
-
1953
- 1953-01-30 US US334256A patent/US2910239A/en not_active Expired - Lifetime
-
1954
- 1954-01-26 FR FR1097260D patent/FR1097260A/fr not_active Expired
- 1954-01-27 GB GB2495/54A patent/GB756757A/en not_active Expired
- 1954-01-28 DE DEI8222A patent/DE1032577B/de active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3201762A (en) * | 1957-01-25 | 1965-08-17 | Honeywell Inc | Electrical data processing apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| NL184704B (nl) | |
| US2910239A (en) | 1959-10-27 |
| BE526099A (en:Method) | |
| FR1097260A (fr) | 1955-07-04 |
| DE1032577B (de) | 1958-06-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US2735005A (en) | Add-subtract counter | |
| US2429228A (en) | Electronic computer | |
| US2521788A (en) | Electronic counter | |
| US2429227A (en) | Electronic computing system | |
| GB694030A (en) | Improvements in or relating to pulse code translating circuits | |
| GB729274A (en) | Electronic counter | |
| GB1279182A (en) | Improvements in or relating to parity checking circuits | |
| US2927733A (en) | Gating circuits | |
| US3113206A (en) | Binary adder | |
| US2851219A (en) | Serial adder | |
| US2991009A (en) | Coded digit adder | |
| GB945379A (en) | Binary trigger | |
| GB756757A (en) | Serial type binary-decimal adder | |
| US3590230A (en) | Full adder employing exclusive-nor circuitry | |
| US2629825A (en) | Flip-flop circuit | |
| GB792513A (en) | Counting register and adder therefor | |
| GB898594A (en) | Improvements in and relating to arithmetic devices | |
| US2998191A (en) | Asynchronous add-subtract system | |
| US2970761A (en) | Digit indicator | |
| GB947143A (en) | Two-stage arithmetic unit | |
| GB874870A (en) | Electronic apparatus for comparing and sorting data | |
| US2853234A (en) | Electronic digital adder-subtractors | |
| GB1064661A (en) | Counter comprising bistable stages | |
| US3043511A (en) | Logical combining circuit | |
| GB845371A (en) | Improved semi-conductor logic units and networks composed thereof |