GB2463872A - An MMSE Equaliser for asynchronous reception in Code Division Multiple Access Systems - Google Patents

An MMSE Equaliser for asynchronous reception in Code Division Multiple Access Systems Download PDF

Info

Publication number
GB2463872A
GB2463872A GB0817521A GB0817521A GB2463872A GB 2463872 A GB2463872 A GB 2463872A GB 0817521 A GB0817521 A GB 0817521A GB 0817521 A GB0817521 A GB 0817521A GB 2463872 A GB2463872 A GB 2463872A
Authority
GB
United Kingdom
Prior art keywords
user
signal
matrix
users
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB0817521A
Other versions
GB2463872B (en
GB0817521D0 (en
Inventor
Mohammud Zubeir Bocus
Justin Coon
Yue Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Europe Ltd
Original Assignee
Toshiba Research Europe Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Research Europe Ltd filed Critical Toshiba Research Europe Ltd
Priority to GB0817521.8A priority Critical patent/GB2463872B/en
Publication of GB0817521D0 publication Critical patent/GB0817521D0/en
Priority to US12/566,216 priority patent/US8498329B2/en
Priority to JP2009218384A priority patent/JP4865023B2/en
Publication of GB2463872A publication Critical patent/GB2463872A/en
Application granted granted Critical
Publication of GB2463872B publication Critical patent/GB2463872B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69Spread spectrum techniques
    • H04B1/707Spread spectrum techniques using direct sequence modulation
    • H04B1/7097Interference-related aspects
    • H04B1/7103Interference-related aspects the interference being multiple access interference
    • H04B1/7105Joint detection techniques, e.g. linear detectors
    • H04B1/71055Joint detection techniques, e.g. linear detectors using minimum mean squared error [MMSE] detector
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B7/00Radio transmission systems, i.e. using radiation field
    • H04B7/24Radio transmission systems, i.e. using radiation field for communication between two or more posts
    • H04B7/26Radio transmission systems, i.e. using radiation field for communication between two or more posts at least one of which is mobile
    • H04B7/2628Radio transmission systems, i.e. using radiation field for communication between two or more posts at least one of which is mobile using code-division multiple access [CDMA] or spread spectrum multiple access [SSMA]

Abstract

An MMSE equaliser taking into account delays in the reception of signals from plural users. Time delays in reception of signals from plural users may be known or can be measured or estimated and can be used to for the basis for the operation of the equaliser. A matrix operation identifies the overlaps between symbols and removes interference using a method based on the chip codes of potentially interfering signals. A low computational complexity version of the equaliser and a regularized equalizer with further reduced complexity for asynchronous reception are also disclosed.

Description

A MMSE EQUALISER
FIELD OF THE INVENTION
The present invention is directed towards an MMSE equaliser. More particularly the present invention is directed towards a linear MMSE equaliser and towards a low complexity frequency domain linear MMSE equaliser for block CDMA systems operating under conditions where signals from various users are not received synchronously.
BACKGROUND OF THE INVENTION
Code division multiple access (CDMA) is a popular multiple access technique that is used to support multiple users simultaneously in a network. Many variants of CDMA exist, including direct sequence (DS) CDMA, multi-carrier (MC) CDMA, cyclic prefixed (CP) CDMA, and chip interleaved block spread (CIBS) CDMA. In addition to these variations, many receiver architectures are often available for implementation in CDMA systems, such as the well-known RAKE receiver, interference cancellation receivers, and receivers that rely on channel equalisation.
Some CDMA schemes are interference limited; that is to say, as the number of users in the network increases, residual interference caused by each user eventually cripples the network, thus rendering simultaneous multiple accesses nearly impossible.
This residual interference generally results from the loss of orthogonality amongst users, which primarily occurs when the channel is temporally dispersive. Several recent developments in block CDMA systems, including so-called generalised MC-CDMA' (GMC-CDMA), CIBS-CDMA, single-carrier frequency division multiple access (SC-FDMA; also known as DFT-spread OFDM), a throughput-efficient block CDMA system and configurable schemes have led to multi-user interference (MUI) free transmission techniques.
US 2004120274, incorporated herein by reference, discloses CDMA transceiver techniques for wireless communications.
US 2002126740, also incorporated herein by reference, proposes chip-interleaved, block-spread multi-user communication.
An example of a so-called generalised MC-CDMA' (GMC-CDMA) system is described in "Wireless multicarrier communications", Zhendao Wang, Giannakis, G.B., Signal Processing Magazine, Vol. 17, No. 3, pages 29 -48, May 2000, incorporated herein by reference.
Shengli Zhou, Giannakis, G.B., Le Martret, C. describe a system using CIBS-CDMA in: "Chip-interleaved block-spread code division multiple access", IEEE Transactions on Communications, Vol. 50, No. 2, pages 235 -248, February 2002, incorporated herein by reference.
Single-carrier frequency division multiple access using DFT-spread OFDM is described in "Performance comparison of distributed FDMA and localised FDMA with frequency hopping for EUTRA uplink," NEC Group and NIT DoCoMo, TSG RAN WG1 Meeting 42 R1-050791, August 2005, incorporated herein by reference, and "A low complexity transmitter structure for OFDM-FDMA uplink systems", D. Galda and H. Rohling, in Proceedings of the IEEE Vehicular Technology Conference (VTC), Vol. 4, pages 1737-1 741, May 2002, also incorporated herein by reference.
A throughput-efficient block CDMA system has been proposed by S. Tomasin and F. Tosato: "Throughput Efficient Block-Spreading CDMA: Sequence Design and Performance Comparison" in: Proceedings of the IEEE Global Telecommunications Conference (Globecom), November -December 2005, incorporated herein by reference.
In MUI free systems, any number of users -up to a given maximum number -can theoretically transmit simultaneously without causing any degradation in system performance. Beyond this maximum number of allowable users, the system becomes interference limited in a similar manner to other CDMA systems.
Configurable CDMA schemes are disclosed in GB 2 433 397 A and in J. P. Coon; "Precoded Block-Spread CDMA with Maximum User Support and Frequency-Domain Equalization," in Proc. of the IEEE International Conference on Communications (ICC), Glasgow, 2007. These techniques have lead to mulit-user interference (MUI) free transmission techniques. In these systems, any number of users -up to a given maximum number -can theoretically transmit simultaneously without causing any degradation in system performance. Beyond this maximum number of allowable users, the system becomes interference limited in a similar manner to other CDMA systems.
Although many prior art systems can provide MUI free and inter-block interference (1131) free transmission using the block CDMA techniques, this can generally only be achieved when perfect synchronization of the users can be obtained at the receiver. In practice, signal reception among different users cannot usually be perfectly synchronized due to delays in transmission or the delays from the channel. As a result, residual MUI and IBI will occur. In "A simplified transceiver structure for cyclic extended CDMA system with frequency domain equalization" (Xiaoming Peng, Francois Chin, T.T. Tj hung and A.S. Madhukumar, Proc. Of the Vehicular Technology Conference, 2005, VTC 2005-Spring, 2005 IEEE 61st, June 2005, p. 1753-1757) the authors propose a method based on the use of a cyclic prefix and a cyclic postfix (or suffix) that can be used in BS-CDMA systems to mitigate the effects of asynchronous reception. This approach, however, requires the additional overhead of long, and frequently spaced, cyclic extensions, thus limiting the bandwidth of the system.
SUMMARY OF THE INVENTION
According to the present invention there is provided a MMSE equaliser for a block spreading code division multiple access (CDMA) system arranged to simultaneously equalise a plurality of asynchronously received signals by taking time delays between said received signals into account. The present MMSE equaliser thus does not operate based on the assumption that all signals to be operated upon are received simultaneously and instead allows further minimisation or elimination of residual MUI and IBI caused by the asynchronous reception when compared to known MMSE equalisers that have been designed for synchronized reception. The equaliser may be linear frequency domain MMSE equaliser operating based a matrix that allows to take MUI and IBI into account in cases where signals from different users are not received simultaneously.
A general way of characterising the operation of the MMSE equaliser for asynchronous reception may be: H r..H G5 M71FHm F[M2OiFHmHm F' +MoI+Wj wherein G5 is the equaliser, Mis the total number of users, cr, denotes the signal power of the ith transmitted block of the mth user, F is the FFT matrix, F' is IFFT matrix (F' F", and will be used interchangeably in the text that follows), Hm denotes a P x P circulant channel matrix of the mth user containing in its first column the time domain channel taps of the channel used by the mth user, where P is the block length, o is the noise variance, I is the P x P identity matrix and W denotes a P x P matrix allowing to take into account the MUI and IBI due to the asynchronous reception among the users. (.)H denotes the Hermitian transpose and (.)1 denotes the matrix inverse.
An equaliser operating according to this equation benefits from computing lower overheads and better performance in asynchronous networks (which will almost always be used in practice), when compared to US 2004120274 and US 2002126740. The advantage of low overhead comes from the fact that the proposed BS-CDMA system utilizes non-redundant pre-coding, whereas the methods disclosed in US 2004120274 and US 2002126740 introduce redundancy during the pre-coding process. An equaliser operating according to the above equation performs better in an asynchronous network as it specifically takes delays in signal reception into account. This is not the case in US 2004120274 and US 2002126740.
The proposed equalisers also benefit from a lower overhead, as non-redundant pre-coding can be used in the proposed invention, and as only a single cyclic prefix (or zero padding extension) may be employed. In contrast, the pre-coding in the above paper by Xiaoming Peng introduces redundancy in the form of the cyclic extension insertion, which is simply used as a buffer to mitigate asynchronous reception.
The matrix W may take a number of different forms and may, for example, comprise representations of channel taps specific to various users of the equaliser. In one general arrangement the matrix W may take the form: +O,j_i)(A4,a(CaC' �I)A0) W=FD' a=1 D F' m +(ab2j +I+1)(2b(cbc �i)ç) m wherein: Dm is the dispreading matrix for the synchronised user; Na is the number of users from which signals arrive after the arrival of the signal from the synchronised user; Nb is the number of users from which signals arrive before the arrival of the signal from the synchronised user; 0a,i and °bj denote the signal power of the ith transmitted block of the ath!bth user respectively; A4,a is an upper triangular Toeplitz matrix with first row being[OIPLI+T) h0(L-l) h0(L -+1)1; 2,b is a lower triangular Toeplitz matrix with the first column being In 7 f \1T L'IxMP-rb, "b'.'')' tb "-b -L is the channel length; is a delay between receipt of a signal from the ath user and of a corresponding signal from the synchronized user; rb is a delay between receipt of a signal from the bth user and of a corresponding signal from the synchronized user; Lcp is the length of a cyclic prefix used; ha (1) arid hb (i) denote the ith channel tap for the ath and bth user respectively, where the subscript a is used for the users whose received signal arrives after the arrival of the received signal of the synchronised user; and subscript b is used for the users whose received signal arrives after the arrival of the received signal of the synchronised user; Ca and Cb are the spreading codes for the ath and bth users respectively; and � denotes the Kronecker product.
Alternatively or additionally the operation of the MMSE equaliser may be such that equalisation is for channels with independent and identically distributed channel impulse response taps. In this case the matrix W can take the form: W =F[Y0 +bJF wherein: Ta is a diagonal matrix of size P x P. with the first l diagonal elements beinga(O),."a(l1 -1), and the rest being zeros, where 110 = L-L -i-r0 -1; ".0-I.-' a2(l)=(o,, +o,j_) h0(L-1_i)h(L-1-i) b is a diagonal matrix with the last Tb diagonal elements being flh (O),. .,fi ( -1); (i) = (j +I,)hb(j)h;(j); Na is the number of users from which signals arrive after the arrival of the signal from the synchronised user; Nb is the number of users from which signals arrive before the arrival of the signal from the synchronised user; at,, and °bi denote the signal power of the ith transmitted block of the athlbth user respectively; L is the channel length; Ta is a delay between receipt of a signal from the atb user and of a corresponding signal from the synchronized user; Tb is a delay between receipt of a signal from the bth user and of a corresponding signal from the synchronized user; h (1) denotes the ith time domain channel tap of the channel experienced by the ath user; and hb (j) denotes thejth time domain channel tap of the channel experienced by the bth user.
Alternatively or additionally the operation of the MMSE equaliser may be such that W has non-zero diagonal components and zero non-diagonal components, the diagonal components all being the same. In this case the matrix W may take the form: W = 41 wherecan be the average of the diagonal elements of T and Eb. There are other ways of obtaining. For example, E, can be obtained as a weighted sum of the diagonal elements contained in Y0 and b One effect achieved by adding the matrix W to the operation of the equaliser is that the bracketed term of the matrix that is to be inverted is regularised. This is advantageous in situation where Hm Hm itself is not well defined, for example due to adverse channel conditions.
The present invention also extends to a receiver for a block spread CDMA system comprising any of the above mentioned equalisers. The receiver may further comprise a phase rotation decoder andlor means for estimating and/or setting time delays between received signals. The present invention also extends to a block spread CDMA system comprising any such receiver. Such a CDMA system may further comprise a transmitter with a spreader arranged to spread signals using discrete Fourier transform (DFT) spreading codes. The CDMA system may further comprise a phase rotation pre-coder in a or the transmitter.
According to the present invention there is also provided a method of equalising signals received in a block code division multiple access (CDMA) system, the method comprising equalising a plurality of asynchronously received signals by taking time delays between said received signals into account.
The signals may be equalised according to: H [ G5 Mc7 1FHm F1M2cT, 1FHmHm F1 +McrI+Wj wherein G is the equaliser, Mis the total number of users, o,, denotes the signal power of the ith transmitted block of the mth user, F is the FF1 matrix, F' is IFFT matrix, Mm is the P x P circulant matrix with its first column containing the time domain channel taps of the mth user, where P is the block length, o is the noise variance, I is the P x P identity matrix and W denotes a P x P matrix allowing to take into account the MTJI and IBI due to the asynchronous reception among the users.
The matrix W may take a general form, such as: (oj +o1)(A40(c0c' �I)Aa) W FD 01 DmF' + )(A,b (cbc' � I).b) wherein: Dm is the dispreading matrix for the synchronised user; Na is the number of users from which signals arrive after the arrival of the signal from the synchronised user; Nb is the number of users from which signals arrive before the arrival of the signal from the synchronised user; ar,, and 0bj denote the signal power of the ith transmitted block of the athlbth user respectively; A4,a is an upper triangular Toeplitz matrix with first row being [OJp(L1+T,) h(L -1) h(Lp -+ 1)1; 2,b is a lower triangular Toeplitz matrix with the first column being IA f I"IxMP-rb, -tb b Tb -L is the channel length; Ta is a delay between receipt of a signal from the ath user and of a corresponding signal from the synchronized user; Tb is a delay between receipt of a signal from the bth user and of a corresponding signal from the synchronized user; Lcp is the length of a cyclic prefix used; h0 (i) and hb (i) denote the ith channel tap for the ath and bth user respectively, where the subscript a is used for the users whose received signal arrives after the arrival of the received signal of the synchronised user; and subscript b is used for the users whose received signal arrives after the arrival of the received signal of the synchronised user; c0 and Cb are the spreading codes for the ath and bth users respectively; and � denotes the Kronecker product.
The signals may be equalised for channels with independent and identically distributed channel impulse response taps. In this case the matrix W may take the form: N, N,, W =F(Ta +bJF wherein: Ta is a diagonal matrix of size P x P, with the first ha diagonal elements beinga (O),*-a (110 -1), and the restbeing zeros, where l = L-L +r -1; lI,-I-1 a (1) = (o, +o_) ha(L-1-i)h: (L-1--i); b is a diagonal matrix with the last Tb diagonal elements being fl (O), , fl (r -1), where fl (i) = (, + h (J) h (I); Na is the number of users from which signals arrive after the arrival of the signal from the synchronised user; Nb is the number of users from which signals arrive before the arrival of the signal from the synchronised user; and crb, denote the signal power of the ith transmitted block of the athlbth user respectively; L is the channel length; a is a delay between receipt of a signal from the ath user and of a corresponding signal from the synchronized user; Tb is a delay between receipt of a signal from the bth user and of a corresponding signal from the synchronized user; ha (i) denotes the ith time domain channel tap of the channel experienced by the ath user; and Jib (j) denotes thejth time domain channel tap of the channel experienced by the bth user.
Further or alternatively the matrix W may take the form: w = where can be the average of the diagonal elements of T and Eb.
The present invention also extends to a method for transmitting a signal, comprising spreading signals using discrete Fourier transform (DFT) spreading codes prior to transmission and equalising received signals using any of the above discussed methods.
The present invention also extends to a method for transmitting a signal, comprising pre.-coding a signal prior to transmission using a phase rotation pre-coder; and equalising a received signal using any of the above described methods.
The present invention also extends to a signal receiving method that includes any of the above described methods of equalising received signals and decoding received signals using a phase rotation decoder.
BRIEF DESCRIPTION OF THE DRAWiNGS
Figure 1 illustrates sequences of data block received for a number of users; Figure 2 shows known transmitter and receiver systems; Figure 3 compares the performance of a known synchronised MMSE equaliser with the performance of a first asynchronous MMSE equaliser in accordance with the present invention, for sixteen users transmitting on exponentially decay channels, wherein fifteen user signals are received after the signal received from a synchronised user; Figure 4 compares the performance of a known synchronised MMSE equaliser with the performance of a first asynchronous MMSE equaliser in accordance with the present invention, for sixteen users transmitting on exponentially decay channels, wherein fifteen user signals are received before the signal received from a synchronised user; Figure 5 compares the performance of a known synchronised MMSE equaliser with the performance of a first asynchronous MMSE equaliser in accordance with the present invention, for sixteen users transmitting on Rayleigh fading channels, wherein fifteen user signals are received after the signal received from a synchronised user; Figure 6 compares the performance of a known synchronised MMSE equaliser with the performance of a first asynchronous MMSE equaliser in accordance with the present invention, for sixteen users transmitting on Rayleigh fading channels, wherein fifteen user signals are received before the signal received from a synchronised user; Figure 7 compares the performance of a known synchronised MMSE equaliser with the performance of a second asynchronous MMSE equaliser in accordance with the present invention, for sixteen users transmitting on exponentially decay channels, wherein fifteen user signals are received after the signal received from a synchronised user; Figure 8 compares the performance of a known synchronised MMSE equaliser with the performance of a second asynchronous MMSE equaliser in accordance with the present invention, for sixteen users transmitting on exponentially decay channels, wherein fifteen user signals are received before the signal received from a synchronised user; Figure 9 compares the performance of a known synchronised MMSE equaliser with the performance of a second asynchronous MMSE equaliser in accordance with the present invention, for sixteen users transmitting on Rayleigh fading channels, wherein fifteen user signals are received after the signal received from a synchronised user; Figure 10 compares the performance of a known synchronised MMSE equaliser with the performance of a second asynchronous MMSE equaliser in accordance with the present invention, for sixteen users transmitting on Rayleigh fading channels, wherein fifteen user signals are received before the signal received from a synchronised user; and Figure 11 compares the performance of a known synchronised MMSE equaliser with the performance of a third asynchronous MMSE equaliser in accordance with the present invention, for sixteen users transmitting on exponentially decay channels, wherein fifteen user signals are received before the signal received from a synchronised user.
DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
When perfect synchronization is assumed at the receiver, the operation of conventional MMSE equalisers for the mth user in block spread CDMA systems can be described by: - [ Mcr,F F1 [M2cr1F Hm Hm F' + MoIj (1) wherein G is the equaliser, Mis the total number of users, cr,,, denotes the signal power of the ith transmitted block of the mth user, F is the FFT matrix, F' is IFFT matrix, Hm denotes a P x P circulant channel matrix of the mth user, where P is the block length, o is the noise variance and I is the P x P identity matrix. As the FFT matrix is a unitary matrix its inverse F' corresponds to its Hermitian transpose, so F! -F1 that -. The two notations will be used interchangeably in the following.
As discussed above, the operation of such conventional block spread CDMA systems is based on the assumption that the signals received from the users of a CDMA system are received synchronously. If a block CDMA system could be operated in a manner that fulfils this condition, then such conventional equalisers could be operated in a multiple user interference (MUI) and inter-block interference (IBI) free manner. In particular, when signal reception among users is synchronized, conventional zero-forcing (ZF) or MMSE equalisers can be used to suppress the inter-symbol interference.
In practical cases where the signal reception cannot be perfectly synchronized, MUI and IBI may occur, for example when the length of cyclic prefix is not long enough to cover the channel delay spread and the delay in reception for a given user, i.e., when <L + r where L is the length of the discrete channel and r is the absolute value of the delay for this given users compared to the synchronized user MUI and IBI for that user will occur.
Figure 1 depicts three data blocks 10/20/30/40 respectively received from each of a first, a second, a third to an mth user. The first user is considered as providing the time frame based on which the arrival of the signals from the second to the mth user is measured. In this example the first user is referred to as the synchronised user. Two scenarios are depicted. In a first scenario a signal from a user is received before the signal from the synchronised user is received. In the second scenario a signal is received after the signal from the synchronised user is received. The time delay between the receipt of a signal from the synchronised user and a signal from the kth user is r v K can be positive or negative. For all users, the case where Tk is an integer multiple of the symbol interval, for example, rk = �T, �2T,**. is considered, where T is the time duration of one time domain symbol. In particular when the discrete signal is considered and T ri is assumed, Tk take the integer values and Tk = As can be seen from Figure 1, signals from some user, the second and third user in this case, are received earlier than the signal from the synchronised user. In the case of the second user the signal 20 is received with a negative time delay r2. The signal 40 from the mth user in contrast is received with a positive time delay tM.
Transmitter and receiver systems constituting an exemplary conventional block spread CDMA system are shown in Figure 2. The transmitter and receiver systems shown in Figure 2 correspond to those disclosed in GB 2 433 397 A, which is incorporated herein by reference in its entirety.
Under the operating conditions shown in Figure 1, using the conventional equalisers provided in (1) results in error floors in the bit error rate (BER) performance for block spread CDMA systems with imperfect synchronization (or asynchronous reception) because MUI and IBI introduced by the asynchronous reception cannot be effectively suppressed by using the conventional equalisers. Equalisers according to embodiments of the present invention takes into account of the MUI and IBI due to the asynchronous reception among users by operating based on the following equation: H r Mo1F Jim F [M2o1F Hm Hm F' + MaI + Wj (2) wherein W denotes a P x P matrix allowing to take into account the MTJI and IBI due to the asynchronous reception among the users. The matrix W can take a number of different forms, examples of which will be described in the following.
(1) MMSE Equaliser for Asynchronous Reception Consider a block CDMA system with a total of M users. Considering the case where there are Na users' signals arriving later than the synchronized user's signal and Nb users' signals arriving prior to the synchronized user's signal, the ith received block can be written as = HmXmi + aXa,i + A4aNaii) N a=I (3) +(f1bxb, +L2bXbI �Ybxb,I+I)+'I wherein: Xm,i, Xaj and XbI denote the ith transmitted block of the synchronised (mth), ath and bth user respectively; Hm, H0 and Hb denote the MP X MP circulant channel matrices of the synchronised (mth), ath and bth users respectively, where the circulant matrix of a given user contains the discrete time domain channel of that user in its first column; is an MP xMP matrix with non-zero entries only in columns MP-(L+T0)+2 to MP - with T0 being the delay of the ath user compared to the synchronized user; -h0(L-z0+1) -°MMP-(L+c.)+1. -. "a
wherein h0 (i) denotes the ith channel tap for the ath user; A40 is an upper triangular Toeplitz matrix containing the last -T0 -L + 1 taps of the time domain channel of the ath user in its first row, i.e., the first row of A4,015 h0(L -1) h0(L -T0 +1)]; A2b is a lower triangular Toeplitz matrix with the first column having the first Tb time domain channel taps of the bth user on the last Tb entries of the said column, i.e., the first column of A2 b [O MP--hb (0),. , -hb (Tb 1)]' Tb where is the absolute value of the delay of the bth user; lb is a MP x MP matrix with hb(0) Yb °MPxMP-Lcj, °MPx(Lc-T) ; and hbfrb-1) *. hb(O) wherein Tb is the delay of the bth user compared to the synchronised user, and v1 is the equivalent noise term after CP removal.
At the receiver, after the removal of the CP, dispreading, transformation into the frequency domain with an FFT, frequency domain equalization and transformation back into the time domain with an IFFT, the resulting signal z1 can be written as: = F11GFMHmSp,I, + (F"tiFD::Lii.a (Ca 0 A)s + F"GFDA4,0 (c � A)s_1) (4) + FÔFDL (c6 0 A)s + F"GFDb(C 0 A6) sj.g) + FGFDv1 where Dm is the dispreading matrix for the mth user (the synchronized user), htm is the P x P circulant matrix with its first column containing the time domain channel taps of the mth user, G describes the operation of the equaliser to be designed, smj is the ith block transmitted from the synchronised user, namely the mth user s0, and SbI denote the ith block transmitted from the atb and bth user respectively and Aa and A,, are the diagonal matrices containing the frequency domain channel coefficients of the channels experienced by the ath user and the bth user on the diagonal elements. Moreover, Ca and Cb denote the spreading codes for the ath and bth users respectively, and � denotes the Kronecker product.
An MMSE Equaliser minimizes the mean-squared error (MSE) given by: MSE = & = E{tr{(s1 _-z1)(s, _z1)'}} (5) where s. is the ith transmitted block of the synchronized user, namely the mth user (note that the subscript m has been omitted for brevity). Having; and taking the derivative of with respect to the equaliser to be designed (G in equation (4)), the optimal MMSE equaliser is derived such that the derivative calculated is zero. The MMSE Equaliser according to a first embodiment of the present invention that takes account of the asynchronous reception among users can thereby be obtained as: = MOJFHF' x M2FHrnHF' + M1 - + )(Aa (cac � i) A0) + (6) +FD a1 (o +oI�l)(L2b(cbc' �I)Ab) Note that the matrices, 2b,and A4 are comprised of the values of the channel taps. Note that it is assumed that the relative delays of all users are known at the receiver of this embodiment. These delays can be estimated, for example by using a control channel and an algorithm whereby the mobile stations sequentially transmit pilot signals to the base station, which in turn determines the timing offset from the ideal synchronization for each signal. A predetermined delay for each signal may also be deliberately set by the CDMA system. The equaliser in equation (6) minimizes the MSE in an asynchronous system.
It will be appreciated that equation (6) corresponds to equation (2) if W is: + )(A4 (c0c' � i) A'0) W = FD' a1 D F (7) m Nb m + o+i)(/S2,b (cbc' � I)Ab) Equalisers operating according to equation (7) are not restricted to use in systems where specific spreading codes or pre/decoders are used. Instead such equalisers can be employed with any pre-coder and spreading code.
(2) Low Complexity MMSE Equaliser for Asynchronous Reception Assuming the channel impulse response taps are independent and identically distributed (i.i.d.) with the channel variance being a low complexity MMSE Equaliser can be derived. In this case, the MSE of the received signal given by equation (5) is calculated by taking the expectation over the data, noise, and channel random variables. Thus, the second-order statistics of the channels are used to design the equaliser, rather than the actual channel realisations. It is noted that in this case, discrete Fourier transform (DFT) spreading codes and phase-rotation precoders and decoders are advantageously employed to exploit the low complexity advantage.
It is known that the matrix A40 can be decomposed as: A4a = °1,o � 020 where 010 is an M x M identity matrix shifted to the right by M -1 positions and °2,a is a P x P upper triangular Toeplitz matrix with its first row being [OIX(P,) h(L-1) h(L,, -+1)], where 11 = L-1+r0 Moreover, A2b can be decomposed as = 1,b � 2.b where la is an M x M identity matrix shifted to the right by M -1 positions and is a P x P lower triangular Toeplitz matrix with first column being [OlX(PTb) -h(O) ... -h(r _l)]T.
Following these decompositions, the MSE can be computed, and the low complexity equaliser that minimizes the MSE for the equaliser according to a second embodiment of the present invention can be obtained as: (N, N6 \ -z M2a2 FR EHFH +Fl i iF C Mo 1FIIF x m,l m m a=1 0 b=1) (8) where T, is a diagonal matrix of size P, F, with the first ha diagonal elements, being a (O),* a (l -1), and the rest being zeros, where ha = L - + -1; h0(L-1-i)h(L-1-i); b is a diagonal matrix with the last r diagonal elements being (0),.. , fl ( where fl (i) = ( +al)hb (j)h (j).
Note that 1 and in equation (8) contain channel taps due to different user.
It will be appreciated the equalizer described by equation (8) also applies to the case where the channel taps are be identical for all users, i.e., h h0 = hb.
It will be appreciated that equation (8) corresponds to equation (2) if W is: W=F[1O+bJFH (9) Let M2CY;jFHmHmHFH +McrI = Aand Ta =B, the matrix inversion in the low complexity equaliser can be written as = [A + FBFH, B takes the form: a(Oi 0 *.. 0 0 0 0 o o*..
N: ?J 0 8(O) o ** 0 0 0 It is noted that the number of non-zero entries on the diagonal of B is the sum of max {i} and max{rb}. Thus the matrix product FBFH can be decomposed into the max{110} + max{rb} products as shown below: (N. ( N * *1) (O3.O.0)F1+ (10) (1_1)F-1 In each of the products in (10), the diagonal matrix contains only one non-zero value. Taking this into account, each product can be represented by a vector product ah2 (i)f,f7 for those users arriving after the synchronized user and for those before the synchronized user, where f1 represents the i column of a P x P DFT matrix. Therefore, C can be rewritten as: C = A+k1uu where: Q = max{lIO}+max{rb} k=a(i) u1=1 i=[1,max{l1o}1 d a=1, ,for an k =,8(i) u, p-rb+i+1 b=1, ,for I =[max{llO}+1,max{rb}1 Reduced complexity can be achieved by simplifying the computation of the matrix inverse using the matrix inversion lemma below: Matrix inversion lemma If a matrix C is defined as C A + Y' , it is possible to calculate its inverse as: c' =(A+H) =A1 A'A' (11) l+y A x Applying the matrix inversion lemma, a recursive approach can be used to compute the matrix inverse needed in the equaliser design. The matrix 13 = k1u1u' is broken down into Q additions, and the matrix inversion can be computed by repeating (11) Q times. Specifically, the matrix Am the ith iteration is updated after each computation and A.1 = A + k.f f," , where k is a constant term, i is the iteration index, A1 = A, and AQ�1 = C. Following (11), the inverse of C can therefore be obtained as: -1 Ak2u0u HAI c' =(AQ+kOuQuQ") =A'_lQkHlQ (12) and the inverse of AQ is obtained by recursively applying (12).
Since A is diagonal, the inverse of A can be easily obtained. The computational complexity required to compute the inverse of a matrix with large dimension can therefore be greatly reduced, especially when the individual delays of the asynchronous users are small.
(3) Equaliser for Asynchronous Reception with further Reduced Complexity The complexity of the equaliser can be further reduced noting that a and Eb in the addition term: N, Nb Ta+b (13) of the low complexity equaliser described above with regard to a second embodiment of the present invention and operating according to equation (8) are both diagonal matrices. The term in the addition term (9) is therefore diagonal, with the diagonal elements being: where i, , are obtained by the first summation term and V1,V2 are obtained by the second summation term.
Assuming the averages of these diagonal elements are, and replacing each diagonal element in (13) with, the addition term (9)1(13) can be rewritten as I, and an equaliser with yet further reduced complexity is obtained as: G Ma,,FHF' + I + McrI] (14) As the matrix inverse is simply applied to a diagonal matrix in (14), the complexity of computing the equaliser is greatly reduced.
It will be appreciated that equation (14) corresponds to equation (2) if W is: W-I (15) Not all of the values on the diagonal of W in the second embodiment (equation (9)) were non-zero, while all of the diagonal values of I in equation (15) are non-zero.
Moreover, the diagonal entries in matrix W in the third embodiment are the same.
These facts inevitably limit the performance of an equaliser operating according to equation (14) when compared to an equaliser operating according to either equation (7) or equation (9). The addition of the term W to equation (1), as shown in equation (2), however, provides an additional regularisation term in the brackets in equation (2).
Thus, should the term Hm Hm in equations (1)1(2) be poorly defined, as may be the case for source channel conditions encountered in practice, then the regularisation function of the additional matrix W improves the definition of the bracketed term in equation (2), even in cases where a modified identity matrix is employed for this purpose, as proposed by equations (14) and (15). E thus acts as an additional regularization factor for the conventional MMSE Equaliser defined in equation (1) above. The method of obtaining given above hereby simply provides on possible example and can take values different from those mentioned above without increasing the complexity of the equaliser defined by equation (14).
It should also be noted that equalisers operating according to equation (14) are not restricted to use in systems where specific spreading codes or pre/decoders are used.
Instead such equalisers can be employed with any precoder and spreading code.
Performance Examples
Examples of the performance of uncoded block CDMA system using the proposed linear MMSE Equaliser are presented in Figures 3 to 11, each of which plots the Bit Error Rate (BER) of a received signal against the signal to noise ratio (Eb/No) of the signal. Figures 3 to 6 relate to an equaliser operating according to equation (6).
Figure 7 to 10 relate to an equaliser operating according to equation (8) and Figure 11 relates to an equaliser operating according to equation (14).
Each of the Figures relates to a scenario where signals from sixteen active users are received. One of these active users is the synchronised user. Signals from the remaining fifteen user are received either after corresponding signals from the synchronised user have been received (this applies to Figures 3, 3, 5, 7 and 9) or before corresponding signals from the synchronised user have been received (this applies to Figures 4,6, 8, 10 and 11). Figures 3,4, 7, 8 and 11 are simulation results based on the assumption that the signals are transmitted through exponentially decay channels, while Figures 5, 6, 9 and 10 are simulation results based on the assumption that the signals are transmitted through i.i.d Rayleigh Fading channels.
The lines in Figures 3 to 11 labelled Sync Case' illustrates the case where all signals are received synchronously, that is the case in which the above discussed assumption on which known equalisers are based is true. These lines thus illustrate the best achievable performance of an MMSE equaliser in block CDMA systems where the received signals of different users are perfectly synchronized. The lines labelled synchMlvlSE equaliser' indicate the performance of a known MMSE equaliser, that is an MMSE equaliser operating based on the assumption that all signals are received synchronously, wherein the signals are, however, received with a time delay r, as is the case in real life scenarios. The lines labelled asynchMMSE equaliser' relate to the performance of MMSE equalisers operating according to equation (6) and subject to the time delays t noted in the figures. The lines labelled low comp. Equaliser' in Figures 7 to 11 relate to the performance of an MMSE equaliser operating according to equation (8). The line labelled' lowest compix' in Figure 11 relates to an MMSE equaliser operating according to equation (14). For simplicity of computation the time delays r noted in the figures were chosen to be the same for all of the fifteen other/non-synchronised users, and is the absolute value of the delays.
Figure 3 to 11 show that at high SNR, when the interference from MUI and IBI dominates, the proposed MMSE Equaliser can effectively suppress the interference.
Figure 6 illustrates a case where an equaliser operating according to equation (6) on signals received via i.i.d. Rayleigh fading channels, where the received signals of all the other users arrive before the synchronized user by a delay of r = 4. At a signal to noise ration of 30 dB the BER performance obtained by using the proposed MMSE equaliser (asyncMMSE equaliser') is 3 x iO4, compared to that using the conventional MMSE Equaliser (syncMMSE equaliser) where the BER performance is 3 x i0. The performance gain may be further improved by using channel coding.
Examples of the performance of the uncoded block CDMA system using the proposed low complexity equaliser (low comp. equalizer') operating according to equation (8) are presented in Figure 7 to 10. It can be observed that in both the exponentially decaying channels and the i.i.d. channels that the low complexity equaliser operating according to equation (8) shows good performance with only a very slight performance degradation compared to the proposed optimal linear MMSE Equaliser operating according to equation (6) for the asynchronous block CDMA systems. The computational complexity of the low complexity equalizer, however, is greatly reduced compared to the optimal linear MMSE Equaliser for asynchronous block CDMA systems.

Claims (22)

  1. CLAIMS: 1. A MMSE equaliser for a block spreading code division multiple access (CDMA) system arranged to simultaneously equalise a plurality of asynchronously received signals by taking time delays between said received signals into account.
  2. 2. A MMSE equaliser operating according to: H r -1_I = Mo1F Jim F' M2,F Jim Jim F1 + McrI + Wj wherein C is the equaliser, M is the total number of users, o, denotes the signal power of the ith transmitted block of the rnth user, F is the FFT matrix, F1 is IFFT matrix, L is the P x P circularit matrix with its first column containing the time domain channel taps of the mth user, where P is the block length, o is the noise variance, I is the P x P identity matrix and W denotes a P x P matrix allowing to take into account the MIJI and IBI due to the asynchronous reception among the users.
  3. 3. A MMSE equaliser according to claim 2, wherein: +o ii)(A4a(CaC' �I)A'a) W=FDH a1 D F +aI+l)(2,b(cbc �I)'b) wherein: m is the dispreading matrix for the synchronised user; Na is the number of users from which signals arrive after the arrival of the signal from the synchroriised user; Nb is the number of users from which signals arrive before the arrival of the signal from the syncbronised user; o0and bj denote the signal power of the ith transmitted block of the athlbth user respectively; A4,a is an upper triangular Toeplitz matrix with first row being[OPLl+T,) h(L-1) h0(Lp T +1)]; A2b is a lower triangular Toeplitz matrix with the first colunm being [°Mp_r,, -hb(O), .,-hb(rb _1)]T L is the channel length; r is a delay between receipt of a signal from the ath user and of a corresponding signal from the synchronized user; Tb is a delay between receipt of a signal from the bth user and of a corresponding signal from the synchronized user; Lcp is the length of a cyclic prefix used; h0(i) and hb(i) denote the ith channel tap for the ath and bth user respectively; c and Cb are the spreading codes for the ath and bth users respectively; and � denotes the Kronecker product.
  4. 4. A MMSE equaliser according to claim 1, 2 or 3, arranged so that said operation is for channels with independent and identically distributed channel impulse response taps.
  5. 5. A MMSE equaliser according to claim 2, wherein: N, Nb W = F[Ta +bJF wherein: T is a diagonal matrix of size P x P, with the first ha diagonal elements being(O),"a(l1,a -1), and the rest being zeros where ha = L-L +r0 -1 I.,-'-' a, (1) = (o, + h0 (L -1-i) h (L -1 -i) b is a diagonal matrix with the last Tb diagonal elements being -1); (1) -+ h (J) h (I); Na is the number of users from which signals arrive after the arrival of the signal from the synchronised user; Nb is the number of users from which signals arrive before the arrival of the signal from the synchronised user; o2, and °b1 denote the signal power of the ith transmitted block of the athlbth user respectively; L is the channel length; r is a delay between receipt of a signal from the ath user and of a corresponding signal from the synchronized user; Tb is a delay between receipt of a signal from the bth user and of a corresponding signal from the synchronized user; ha (i) denotes the ith time domain channel tap of the channel experienced by the ath user; and hb (j) denotes the jth time domain channel tap of the channel experienced by the bth user.
  6. 6. A MMSE equaliser according to claim 2, 3 or 4, wherein W is a matrix having non-zero diagonal components and zero no-diagonal components, the diagonal components all being the same.
  7. 7. A MMSE equaliser according to claim 5, wherein: W=çl with being the average of the diagonal elements of T, and b*
  8. 8. A receiver for a block spread CDMA system comprising an equaliser according to any preceding claim.
  9. 9. A receiver according to claim 8, further comprising a phase rotation decoder.
  10. 10. A receiver according to claim 8 or 9, further comprising means for estimating or setting time delays between received signals.
  11. 11. A block spread CDMA system comprising receiver according to claim 8 to 10.
  12. 12. A CDMA system according to claim 11, further comprising a transmitter with a spreader arranged to spread signals using discrete Fourier transform (DFT) spreading codes.
  13. 13. A CDMA system according to claim 11 or 12, further comprising a phase rotation pre-coder in a or said transmitter.
  14. 14. A method of equalising signals received in a block spreading code division multiple access (CDMA) system, the method comprising equalising a plurality of asynchronously received signals by taking time delays between said received signals into account during the equalisation.
  15. 15. A method according to claim 14, wherein said signals are equalised according to: ,H r -1_I G5 =Mo 1FHm F1[M2c7iiFHmHm F +McI+Wj wherein G8 is the equaliser, Mis the total number of users, o,, denotes the signal power of the ith transmitted block of the mth user, F is the FFT matrix, F1 is IFFT matrix, Hm is the P x P circulant matrix with its first column containing the time domain channel taps of the mth user, where P is the block length, cr is the noise variance, I is the P x P identity matrix and W denotes a P x P matrix allowing to take into account the MIJI and IBI due to the asynchronous reception among the users.
  16. 16. A method according to claim 15, wherein: + )(A4a (CQC' � i) A0) W=FDH D F' ++I)(2.b(cbc �I)b) wherein: Dm is the dispreading matrix for the synchronised user; Na is the number of users from which signals arrive after the arrival of the signal from the synchronised user; Nb is the number of users from which signals arrive before the arrival of the signal from the synchronised user; °a,i and ab denote the signal power of the ith transmitted block of the athlbth user respectively; A4,a is an upper triangular Toeplitz matrix with first row being[OlP(Ll�T) ha(Ll) h(L Ta +1)]; 2,b is a lower triangular Toeplitz matrix with the first column being {OIXMF-Tb. -hb (O), . , /i,, ( -l)]T L is the channel length; Ta is a delay between receipt of a signal from the ath user and of a corresponding signal from the synchronized user; Tb is a delay between receipt of a signal from the bth user and of a corresponding signal from the synchronized user; Lcp is the length of a cyclic prefix used; ha (1) and hb (i) denote the ith channel tap for the ath and bth user respectively; Ca and Cb are the spreading codes for the ath and bth users respectively; and � denotes the Kronecker product.
  17. 17. A method according to claim 14, wherein said signals are equalised for channels with independent and identically distributed channel impulse response taps.
  18. 18. A method according to claim 15, wherein: N, Nb W = F[Ta +bJF wherein: Ta is a diagonal matrix of size P x P, with the first ha diagonal elements being a (0),. c (ha -1), and the rest being zeros, where l L - + Ta l, with II.',.-I-1 a (1) (o, +o_) ha(L_1_)h (L-l-i); b is a diagonal matrix with the last r,, diagonal elements being fl (0),..., (r -1) , where fl (i) = (a + aI)hb (J)h (I); Na is the number of users from which signals arrive after the arrival of the signal from the synchronised user; Nb is the number of users from which signals arrive before the arrival of the signal from the synchronised user; and abA denote the signal power of the ith transmitted block of the ath/bth user respectively; L is the channel length; v0 is a delay between receipt of a signal from the ath user and of a corresponding signal from the synchronized user; Tb is a delay between receipt of a signal from the bth user and of a corresponding signal from the synchronized user; h0 (i) denotes the ith time domain channel tap of the channel experienced by the ath user; and hb (j) denotes the jth time domain channel tap of the channel experienced by the bth user.
  19. 19. A method according to claim 15, wherein: w with being the average of the diagonal elements of Y and b*
  20. 20. A method for transmitting a signal, comprising spreading signals using discrete Fourier transform (DFT) spreading codes prior to transmission; and equalising a received signal using a method according to any of claims 14 to 19.
  21. 21. A method for transmitting a signal, comprising pre-coding a signal prior to transmission using a phase rotation pre-coder; and equalising a received signal using a method according to any of claims 14 to 19.
  22. 22. A signal receiving method comprising equalising a received signal using a method according to any of claims 14 to 19, and comprising decoding received signals using a phase rotation decoder.
GB0817521.8A 2008-09-24 2008-09-24 A MMSE equaliser Expired - Fee Related GB2463872B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
GB0817521.8A GB2463872B (en) 2008-09-24 2008-09-24 A MMSE equaliser
US12/566,216 US8498329B2 (en) 2008-09-24 2009-09-24 MMSE equaliser
JP2009218384A JP4865023B2 (en) 2008-09-24 2009-09-24 MMSE equalizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB0817521.8A GB2463872B (en) 2008-09-24 2008-09-24 A MMSE equaliser

Publications (3)

Publication Number Publication Date
GB0817521D0 GB0817521D0 (en) 2008-10-29
GB2463872A true GB2463872A (en) 2010-03-31
GB2463872B GB2463872B (en) 2012-04-18

Family

ID=39952156

Family Applications (1)

Application Number Title Priority Date Filing Date
GB0817521.8A Expired - Fee Related GB2463872B (en) 2008-09-24 2008-09-24 A MMSE equaliser

Country Status (3)

Country Link
US (1) US8498329B2 (en)
JP (1) JP4865023B2 (en)
GB (1) GB2463872B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9590757B2 (en) * 2014-09-23 2017-03-07 Nxp Usa, Inc. Equalizer for joint-equalization

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100493750B1 (en) 1999-09-21 2005-06-07 인터디지탈 테크날러지 코포레이션 Multiuser detector for variable spreading factors
US6912241B2 (en) 2001-03-08 2005-06-28 Regents Of University Of Minnesota Chip-interleaved, block-spread multi-user communication
US7359466B2 (en) * 2001-08-24 2008-04-15 Lucent Technologies Inc. Signal detection by a receiver in a multiple antenna time-dispersive system
EP1357693B1 (en) 2002-04-25 2010-06-09 Imec CDMA transceiver techniques for multiple input multiple output (mimo) wireless communications
US7346103B2 (en) * 2003-03-03 2008-03-18 Interdigital Technology Corporation Multi user detection using equalization and successive interference cancellation
KR100864808B1 (en) * 2005-07-08 2008-10-23 삼성전자주식회사 Apparatus and method for detecting multiuser in cdma communication system
EP1933488A1 (en) 2005-09-16 2008-06-18 Sumitomo Electric Industries, Ltd. Receiver, transmitting method, and transmitting system
GB2433397B (en) 2005-12-16 2008-09-10 Toshiba Res Europ Ltd A configurable block cdma scheme
JP4933141B2 (en) 2006-05-02 2012-05-16 三星電子株式会社 Wireless communication method and base station apparatus for wireless communication system
US8699319B2 (en) * 2007-08-13 2014-04-15 Sharp Kabushiki Kaisha Base station device, reception device, wireless communication system, and wireless communication method
CN101378277B (en) * 2007-08-29 2016-04-06 上海贝尔股份有限公司 Multi-user pre-coding and dispatching method and realize the base station of the method

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
14th IEEE International Symposium on Personal, Indoor and Mobile radio Communication Proceedings 2003, pages 1536-1540, Liu et al, "Performance of Asynchronous Multicarrier CDMA Multiuser receiver over Frequency Selective Multipath Fading Channels" *
IEEE 47th Vehicular Technology Conference 1997, pages 203-207, A.Klein et al., "Data Detection Algorithms Specially Designed For the Downlink of CDMA Mobile Radio Systems" *
IEEE International Conference on Communications, May 2005, pages 2872 - 2876, Yang Tang et al. "An FFT-based Multiuser Detection For Asynchronous Block-spreading CDMA Ultra Wideband Communications System" *

Also Published As

Publication number Publication date
US8498329B2 (en) 2013-07-30
JP2010103986A (en) 2010-05-06
GB2463872B (en) 2012-04-18
US20100103997A1 (en) 2010-04-29
GB0817521D0 (en) 2008-10-29
JP4865023B2 (en) 2012-02-01

Similar Documents

Publication Publication Date Title
US8228784B2 (en) Configurable block CDMA scheme
US7254171B2 (en) Equaliser for digital communications systems and method of equalisation
Liu et al. Symbol cyclic-shift equalization algorithm—A CP-free OFDM/OFDMA system design
US20060274708A1 (en) System and method for wireless communication
KR20080016966A (en) Pilot and data transmission in a mimo system applying subband multiplexing
EP1563656A1 (en) Frequency domain equalization in communications systems with scrambling
CN109309542B (en) Orthogonal signal division multiplexing underwater acoustic communication method based on time domain oversampling
US20070165705A1 (en) Method of enhancing frequency diversity in block cdma systems
JP4299302B2 (en) Apparatus and method for precoding multi-carrier signals
US20080291972A1 (en) Method and Transmitter, Receiver and Transceiver Systems for Ultra Widebrand Communication
GB2463872A (en) An MMSE Equaliser for asynchronous reception in Code Division Multiple Access Systems
Sahin et al. A comparison of SC-FDE and UW DFT-s-OFDM for millimeter wave communications
KR100801669B1 (en) Adaptive frequency domain equalizer and adaptive frequency domain equalization method
Wang et al. MUI-reducing spreading code design for BS-CDMA in the presence of carrier frequency offset
EP1119146A2 (en) Frequency-domain equalisation
GB2472569A (en) An asynchronous block CDMA system uses serial interference cancellation, based on the order of arrival of signals, to cancel multi-user interference
EP1722501B1 (en) Method for wireless communication
Ding et al. Symbol Shortening Transmission Algorithm for SC-IFDMA System in Ionospheric Scatter Channel
Dai et al. Adaptive Doppler Shift Quantization Interval Scheme for OTFS
GB2429612A (en) A method for transmitting MC-CDMA signal with a variable spreading factor
Wang et al. Interference-reducing spreading code design for BS-CDMA with quasi-synchronous reception
Coon Precoded block-spread CDMA with maximum user support and frequency-domain equalization
De Rore et al. Impact and compensation of sample clock offset on up-link SC-CDMA
GB2477918A (en) Design of spreading codes in wireless communications
Al-kamali et al. Low-complexity equalization scheme for uplink MIMO SC-FDMA systems

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20170924