GB2283871A - Control arrangements for digital radio receivers - Google Patents
Control arrangements for digital radio receivers Download PDFInfo
- Publication number
- GB2283871A GB2283871A GB9421403A GB9421403A GB2283871A GB 2283871 A GB2283871 A GB 2283871A GB 9421403 A GB9421403 A GB 9421403A GB 9421403 A GB9421403 A GB 9421403A GB 2283871 A GB2283871 A GB 2283871A
- Authority
- GB
- United Kingdom
- Prior art keywords
- receiver arrangement
- demodulator
- accordance
- correction factor
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
- H04L25/061—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
- H04L25/065—Binary decisions
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
- H03J7/00—Automatic frequency control; Automatic scanning over a band of frequencies
- H03J7/02—Automatic frequency control
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
- H03J7/00—Automatic frequency control; Automatic scanning over a band of frequencies
- H03J7/02—Automatic frequency control
- H03J7/04—Automatic frequency control where the frequency control is accomplished by varying the electrical characteristics of a non-mechanically adjustable element or where the nature of the frequency controlling element is not significant
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
- H04B1/26—Circuits for superheterodyne receivers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/10—Frequency-modulated carrier systems, i.e. using frequency-shift keying
- H04L27/14—Demodulator circuits; Receiver circuits
- H04L27/142—Compensating direct current components occurring during the demodulation and which are caused by mistuning
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/10—Frequency-modulated carrier systems, i.e. using frequency-shift keying
- H04L27/14—Demodulator circuits; Receiver circuits
- H04L27/144—Demodulator circuits; Receiver circuits with demodulation using spectral properties of the received signal, e.g. by using frequency selective- or frequency sensitive elements
- H04L27/148—Demodulator circuits; Receiver circuits with demodulation using spectral properties of the received signal, e.g. by using frequency selective- or frequency sensitive elements using filters, including PLL-type filters
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/10—Frequency-modulated carrier systems, i.e. using frequency-shift keying
- H04L27/14—Demodulator circuits; Receiver circuits
- H04L27/144—Demodulator circuits; Receiver circuits with demodulation using spectral properties of the received signal, e.g. by using frequency selective- or frequency sensitive elements
- H04L27/152—Demodulator circuits; Receiver circuits with demodulation using spectral properties of the received signal, e.g. by using frequency selective- or frequency sensitive elements using controlled oscillators, e.g. PLL arrangements
- H04L27/1525—Demodulator circuits; Receiver circuits with demodulation using spectral properties of the received signal, e.g. by using frequency selective- or frequency sensitive elements using controlled oscillators, e.g. PLL arrangements using quadrature demodulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/046—Speed or phase control by synchronisation signals using special codes as synchronising signal using a dotting sequence
Abstract
In a frequency modulated digital radio transmission system, frequency differences between transmitter and receiver which give rise to DC offsets at the output of the demodulator 1 are countered for any one data transmission by establishing a frequency controlling or DC level controlling signal during a preamble sequence having a known constant DC component, such as the sequence 10101 - used for clock or data synchronisation, and retaining that controlling signal substantially unaltered for use during the remainder of that data transmission. The control voltage may control the tuning of a local oscillator 5 or the tuning of a phase quadrature network of the demodulator 1 or to a DC level shift circuit to derive correction factor for DC level offsets at the demodulator output. <IMAGE>
Description
Control Arrangements for Digital Radio Receivers
A problem arises in digital FM radio receivers in that demodulated data may be superimposed on a DC level which is dependent on frequency differences between oscillators in the transmitter and receiver. The DC level will also be subject to drift with time and temperature. When a comparator is used to slice the demodulated data signal, which is usually almost sinusoidal for the highest frequency data pattern, considerable pulse stretching will occur as the slicing point on the data moves with DC level. AC coupling can be used with DC restoration but is always less than perfect and introduces a degree of timing jitter on the recovered data, particularly when the demodulated data contains amplitude variations which may be introduced as the data rate approaches the maximum obtainable from the channel bandwidth.
In a radio system where a number of transmitters and receivers cornmunicate together on a network using frequency hopping, rapid switches in channel frequency and from transmit to receive are required. A conventional AFC system would be difficult to use in these circurnstances as considerable time would be lost waiting for the system to recover after each frequency step or switch to receive function. Any AFC system used with digital modulation cannot respond to the average DC output level as this varies with data content and would produce a variable slicing level. Peak sensing of the data out could be used but this is also subject to variation as the channel limits are approached, as mentioned in the previous paragraph.
According to the present invention in a receiver arrangement for a frequency modulated digital data radio transmission system in which each data transmission commences with a predetermined sequence of digital values, there are provided control means comprising means to derive a correction factor for DC offsets pertaining at the output of a demodulator of the receiver arrangement during a said predetermined sequence and means to retain said correction factor substantially unaltered during the remainder of the respective data transmission.
The correction factor may be applied to control the tuning of the demodulator of the receiver arrangement or may be applied to circuit means arranged to counter said
DC offsets. Said circuit means may comprise a level shift circuit. The means to derive the correction factor may comprise a protocol controller in the receiver arrangement.
In a system in which all transmitters and receivers are crystal controlled short term drift would be negligible and it would only be necessary to apply the correction at the commencement of communication between a transmitter/receiver pair, when a balanced code of say 101010 data can be transmitted to obviate problems with amplitude and average DC level at the demodulator output. A control loop may be formed to incorporate a memory such that during the preamble at the beginning of communication between a particular transmitter/receiver pair a frequency correction factor can be derived such as effectively to cancel DC level offset at the demodulator output for the duration of the transmission. The same frequency correction factor could be retained if the direction of communication between the transmitter/receiver pair is reversed.
Control arrangements for frequency modulated digital data radio receivers will now be described way of example with reference to the accompanying drawings, of which:
Figures 1 and 2 show respective control arrangements in which a correction factor is applied to control the tuning of a demodulator of a receiver, and
Figures 3, 4 and 5 show control arrangements in which a correction factor is applied to counter DC offsets at the output of a demodulator of a receiver.
Referring to the drawings, in the control arrangement shown in Figure 1 the output of a demodulator 1 is applied by way of a comparator 2 to an automatic frequency control circuit 3, which is arranged to apply a frequency controlling signal by way of a digital to analogue convertor 4 to "pull" the frequency of a crystal controlled local oscillator 5 to match that of an incoming RF signal applied to a mixer 6. In the arrangement shown in Figure 2 a similar control loop is used to control the capacitance of a varactor diode 7 in a tuned circuit used to produce quadrature reference signals in the demodulator 1.
In the arrangements shown in Figure 3 and in Figures 4 and 5 a similar control ]oop is arranged to add a DC component to each of the outputs of a differential demodulator 1, by means of a level shift circuit 8, to bring these outputs to similar DC levels without affecting the data components. In the arrangement shown in Figure 3 the values of the added DC components are controlled by the output of a digital to analogue convertor 4, whereas in the arrangement shown in Figures 4 and 5 a pair of track and hold circuits 9 are arranged to develop on respective capacitors 10 (Figure 5) potentials corresponding to the average levels on respective differential outputs of a modulator 1.
The track and hold circuits 9 are biased into the track mode by means of a control signal from a data and clock recovery circuit 11 over a path 12 until such time as the circuit 11 indicates that a suitable number of pulse edges with correct timing have been received, denoting the recognition of a valid preamble. The control signal on the path 12 then switches the circuits 9 to the hold mode during which the potentials on the capacitors 10
remain substantially unaltered.
The potentials on the capacitors 10 are applied by way of respective buffer
amplifiers 13 (Figure 5) to differential level shift circuits 8 which effectively remove any
DC offset from the signals passed to a data comparator 14. Since these potentials are held at a constant level except during the preamble, the control arrangement is prevented from responding to the variable DC content of the data block.
Claims (10)
1. A receiver arrangement for a frequency modulated digital data transmission
system in which each data transmission commences with a predetermined sequence of
digital values, wherein there are provided control means comprising means to derive a
correction factor for DC offsets pertaining at the output of a demodulator of the
receiver arrangement during said predetermined sequence and means to retain said
correction factor substantially unaltered during the remainder of the respective data
transmission.
2. A receiver arrangement in accordance with Claim 1 wherein said correction
factor comprises a frequency control voltage, which is arranged to be applied to control
the tuning of the demodulator of the receiver arrangement.
3. A receiver arrangement in accordance with Claim 2 wherein the frequency
control voltage is applied to control the frequency of operation of a local oscillator.
4. A receiver arrangement in accordance with Claim 2 wherein the frequency
control voltage is applied to control the tuning of a phase quadrature network of the
demodulator.
5. A receiver arrangement in accordance with Claim 1 wherein said correction
factor comprises an offset control signal which is arranged to be applied to counter the
effect of said DC offsets on a data recovery circuit of said receiver.
6. A receiver arrangement in accordance with Claim 5 wherein said offset control
signal is arranged to be applied to a DC level shift circuit interposed between the output
of the demodulator and said data recovery circuit.
7. A receiver arrangement in accordance with Claim 5 or Claim 6 wherein said demodulator provides differential outputs and said means to derive a correction factor comprises respective track and hold circuit means arranged to derive respective potentials corresponding to the average DC levels of said differential outputs.
8. A radio receiver arrangement in accordance with Claim 7 wherein said track and hold circuit means are arranged to derive said respective potentials during reception of said predetermined sequence of digit values and to hold said potentials substantially constant during the subsequent reception of data signals.
9. A radio receiver arrangement substantially as hereinbefore described with reference to Figure 1, Figure 2 or Figure 3 of the accompanying drawings.
10. A radio receiver arrangement substantially as hereinbfore described with reference to Figures 4 and 5 of the accompanying drawings.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9421403A GB2283871B (en) | 1993-10-28 | 1994-10-21 | Control arrangements for digital radio receivers |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB939322181A GB9322181D0 (en) | 1993-10-28 | 1993-10-28 | Frequency control for digital radio |
GB9400762A GB9400762D0 (en) | 1994-01-17 | 1994-01-17 | Frequency control for digital radio |
GB9421403A GB2283871B (en) | 1993-10-28 | 1994-10-21 | Control arrangements for digital radio receivers |
Publications (3)
Publication Number | Publication Date |
---|---|
GB9421403D0 GB9421403D0 (en) | 1994-12-07 |
GB2283871A true GB2283871A (en) | 1995-05-17 |
GB2283871B GB2283871B (en) | 1998-01-21 |
Family
ID=27266905
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB9421403A Expired - Fee Related GB2283871B (en) | 1993-10-28 | 1994-10-21 | Control arrangements for digital radio receivers |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2283871B (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2311194A (en) * | 1996-03-12 | 1997-09-17 | Nokia Mobile Phones Ltd | Transmitting and receiving radio signals |
GB2335809A (en) * | 1998-03-24 | 1999-09-29 | Ericsson Telefon Ab L M | Demodulator circuits |
GB2335808A (en) * | 1998-03-24 | 1999-09-29 | Ericsson Telefon Ab L M | Demodulator circuits |
US6724247B2 (en) | 2001-09-13 | 2004-04-20 | Telefonaktiebolaget Lm Ericsson (Publ) | FM demodulator having DC offset compensation |
GB2424326A (en) * | 2005-03-18 | 2006-09-20 | Motorola Inc | Direct conversion FM receiver employing average DC offset correction |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4873702A (en) * | 1988-10-20 | 1989-10-10 | Chiu Ran Fun | Method and apparatus for DC restoration in digital receivers |
EP0430480A2 (en) * | 1989-11-13 | 1991-06-05 | Motorola, Inc. | FSK time-delay demodulator with reduced DC-offset |
-
1994
- 1994-10-21 GB GB9421403A patent/GB2283871B/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4873702A (en) * | 1988-10-20 | 1989-10-10 | Chiu Ran Fun | Method and apparatus for DC restoration in digital receivers |
EP0430480A2 (en) * | 1989-11-13 | 1991-06-05 | Motorola, Inc. | FSK time-delay demodulator with reduced DC-offset |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2311194A (en) * | 1996-03-12 | 1997-09-17 | Nokia Mobile Phones Ltd | Transmitting and receiving radio signals |
GB2311194B (en) * | 1996-03-12 | 2000-05-31 | Nokia Mobile Phones Ltd | Transmitting and receiving radio signals |
US6091780A (en) * | 1996-03-12 | 2000-07-18 | Nokia Mobile Phones, Ltd. | Transmitting and receiving radio signals |
GB2335809A (en) * | 1998-03-24 | 1999-09-29 | Ericsson Telefon Ab L M | Demodulator circuits |
GB2335808A (en) * | 1998-03-24 | 1999-09-29 | Ericsson Telefon Ab L M | Demodulator circuits |
US6104238A (en) * | 1998-03-24 | 2000-08-15 | Telefonaktiebolaget Lm Ericsson | FM demodulator including tuning of a filter and detector |
US6259315B1 (en) | 1998-03-24 | 2001-07-10 | Telefonaktiebolaget Lm Ericsson (Publ) | FM demodulator being tuned to reference frequency by auxiliary detector |
GB2335809B (en) * | 1998-03-24 | 2001-09-12 | Ericsson Telefon Ab L M | Demodulator circuits |
GB2335808B (en) * | 1998-03-24 | 2001-09-12 | Ericsson Telefon Ab L M | Demodulator circuits |
US6724247B2 (en) | 2001-09-13 | 2004-04-20 | Telefonaktiebolaget Lm Ericsson (Publ) | FM demodulator having DC offset compensation |
GB2424326A (en) * | 2005-03-18 | 2006-09-20 | Motorola Inc | Direct conversion FM receiver employing average DC offset correction |
GB2424326B (en) * | 2005-03-18 | 2008-01-16 | Motorola Inc | Receiver for receipt and demodulation of a frequency modulated RF signal and method of operation therein |
Also Published As
Publication number | Publication date |
---|---|
GB9421403D0 (en) | 1994-12-07 |
GB2283871B (en) | 1998-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0651520B1 (en) | Control arrangements for digital radio receivers | |
JP2621657B2 (en) | Dual mode automatic frequency control | |
US4816769A (en) | BPSK demodulator and FM receiver for digital data pagers | |
JP3173788B2 (en) | Digital transmission equipment and direct conversion receiver | |
US5497121A (en) | Automatically correcting data detection circuit and method for FSK modulated signals | |
KR100278531B1 (en) | Transmission system and receiver for that system | |
US5754595A (en) | Demodulated radio signals | |
US5053717A (en) | FSK demodulator | |
US5365550A (en) | Initial synchronization and tracking circuits for spread spectrum receivers | |
NO175128B (en) | Frequency lock circuit (AFC) for receiver | |
US6240147B1 (en) | Auto frequency control apparatus | |
EP0373517B1 (en) | Digital automatic frequency control on pure sine waves | |
GB2283871A (en) | Control arrangements for digital radio receivers | |
US5774799A (en) | Automatic frequency control with adjacent channel interference protection | |
JPH01196946A (en) | Frequency controller | |
US4987374A (en) | FSK demodulator | |
KR100274291B1 (en) | A apparatus demodulator and television receiver, a method of operating a receiver for stabilizing demodulator increasing recovered dc pilot component | |
EP0374996A1 (en) | FM-receiver | |
US4388726A (en) | System for the ultra-high frequency transmission of numerical data | |
KR100245330B1 (en) | Phase and frequency detector of digital communication system | |
JP2820143B2 (en) | Automatic frequency control method | |
US6501337B1 (en) | Method and apparatus for correcting the effect of dielectric absorption in an open-loop modulator circuit | |
US7035364B2 (en) | Digital receiver fast frequency and time acquisition system using a single synchronization word and method of using same | |
US3939407A (en) | Plural channel communications system | |
JPS60176353A (en) | Afc system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
732E | Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977) | ||
732E | Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977) | ||
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 20121021 |