GB2242599A - Degaussing switch comprises antiparallel transistor and diode - Google Patents

Degaussing switch comprises antiparallel transistor and diode Download PDF

Info

Publication number
GB2242599A
GB2242599A GB9106549A GB9106549A GB2242599A GB 2242599 A GB2242599 A GB 2242599A GB 9106549 A GB9106549 A GB 9106549A GB 9106549 A GB9106549 A GB 9106549A GB 2242599 A GB2242599 A GB 2242599A
Authority
GB
United Kingdom
Prior art keywords
switch
degaussing
transistor
capacitor
circuit according
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB9106549A
Other versions
GB9106549D0 (en
Inventor
Robert James Price
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thomson Multimedia Sales UK Ltd
Original Assignee
Ferguson Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ferguson Ltd filed Critical Ferguson Ltd
Publication of GB9106549D0 publication Critical patent/GB9106549D0/en
Publication of GB2242599A publication Critical patent/GB2242599A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00Details of colour television systems
    • H04N9/12Picture reproducers
    • H04N9/16Picture reproducers using cathode ray tubes
    • H04N9/29Picture reproducers using cathode ray tubes using demagnetisation or compensation of external magnetic fields

Abstract

The degaussing switch is formed by an antiparallel circuit of a diode D2 and a transistor T1 and a second capacitor C2 is connected to the base of said transistor T1 and charged by a second voltage U2 via a second charging path R3. Field flyback pulses FB may be added to the voltage across C2 (Fig 3) so that degaussing occurs during the vertical blanking period, avoiding picture disturbance. Switch S halts the degaussing operation when closed. It may be software controlled to give various forms of degaussing e.g. at switch on. <IMAGE>

Description

DEGAUSSING CIRCUIT FOR A PICTURE TUBE The invention relates to a degaussing circuit for a picture tube in a television device of the so-called resonant type. In such a circuit a capacitor is charged by a first voltage via a first charging path. The capacitor is further connected via a switch to the degaussing coil. The capacitor and the degaussing coil form a resonant circuit. Due to the energy stored within the capacitor a degaussing current flows within said circuit. The amplitude of said current decreases due to losses within the circuit until the energy is dissipated and the current smoothly goes to zero.
A degaussing circuit of this kind is described in US-PS 4 734 620. Within this known circuit the switch is constituted by a parallel circuit of a thyristor and a diode the thyristor being fired by an one-shot multivibrator.
It is an object of the present invention to simplify said circuit and to modify it in such a way that it can be used in several different ways of degaussing.
According to the invention said switch is formed by an antiparallel circuit of a diode and a transistor. A second capacitor is connected to the base of said transistor and charged by a second voltage via a second charging path.
The circuit according to the invention does not need a thyristor for the first switch but only a transistor which is cheaper and more easily to find than a thyristor. Especially the degaussing circuit can operate in different modes according to the special requirements for degaussing. For example the circuit can operate always at receiver switch on. It may be controlled by software according to special rules or a special program. Furthermore it can operate automatically at defined intervals for achieving a periodic degaussing operation.
According to one embodiment of the invention said first voltage is derived from the line flyback pulse at the collector of the power switching transistor of the line deflection output stage. This version is useful if as in many cases the focus voltage or the voltage at grid 2 (G2) of the picture tube which is used according to prior art is not attackable because the elements are sealed within a unit.
In one form of the invention means are provided for securing that degaussing operation occurs only during vertical flyback period. By this solution it is achieved that degaussing operation does not become visible on the screen.
This is advantageous especially in case the degaussing operation is repeated at intervals. Furthermore no interference does occur within the deflection raster if the first voltage is derived from the line output transistor. For enabling degaussing operation only during vertical flyback period a source of vertical flyback pulses is additionaly connected to the base of said transistor.
According to a further embodiment of the invention a second switch is conected parallel to said second capacitor and means are provided for opening said switch for initiating degaussing operation. Said second switch allows different modes of operation, for example by opening said switch always after receiver switch on or by actuating said switch by software or by opening or omitting said switch for a periodic degaussing operation at intervals.
In one form of the invention a diac is conected between said second capacitor and the base of said transistor said diac forming a threshold circuit within the base drive circuit.
In order that the invention may more readily be understood, a discription is now given by way of example only reference being made to the drawing. Within the drawing Fig. 1 shows a degaussing circuit according to the invention and Fig. 2 and 3 show waveforms for explanation of the operation of the circuit according to Fig. 1.
In Fig. 1 a line flyback pulse 1 with an amplitude of about 1.200 V is derived from the collector of the line output switching transistor not shown. This pulse 1 is fed from terminal 2 via diode D1 and resistor R1 to capacitor C1. Capacitor C1 is charged to a voltage U1 of about 1.000 V. On the other hand capacitor C2 is charged via resistor R3 from a positiv voltage U2 of +150 V. The time constant C2 * R3 is sufficiently long to allow C1 to reach 1.000 V before the increasing voltage Us at capacitor C2 can fire via resistor R2 diac Di and switch on transistor T1.When diac Di fires, C1 conducts so that C1 discharges through the degaussing coil DC connected parallel to C1 via the first switch constituted by transistor T1 and the antiparallel shunted diode D2. The degaussing coil DC resonates with C1 so that an oscillatory current im flows via D2 and T1. This current im decays to zero whereby the degaussing action occurs. Time constant R2 + C2 is long enough to give a base current pulse to T1 sufficient long to allow the degaussing current to decay smoothly to zero. The switch S parallel to C2 is closed to stop the degaussing operation and to prevent further degaussing action if required.
Additionaly a vertical scan waveform with a vertical flyback pulse FB is fed from terminal 3 via capacitor C3 to the junction a of diac Di and resistor R2. Flyback pulse FB assures that degaussing operation only occurs during vertical retrace or flyback. If for example the degaussing operation is initiated by opening switch S and charging C2 by U2 the degaussing operation itself only can occur during vertical flyback period so that visible interference within the reproduced picture is prevented.
Fig. 2 shows different waveforms in Fig. 1. Assume that C1 is already charged to U1 and switch S is closed so that Us is zero and Di does not fire. T1 is cut off and no degaussing current im can flow through DC. At time tl switch S is opened for initiating degaussing operation. Voltage Us at C2 increases by the charging current from U2 via R3. At time t2 the flyback pulse FB occurs additionaly at point a.
In this moment Di fires and transistor T1 becomes conductive so that degaussing current im is initiated. At t3 flyback pulse FB disappears. It may be that after flyback from t3 t4 a small degaussing current flows. However the amplitude of this current is so small that no visible interference occurs on the screen.
Fig. 3 shows waveforms for illustrating the control of transistor T1 by voltage Us. Up to tl switch S is closed so that Us is zero. At tl switch S is opened for initiating operation. Now C2 is charged by U2 via R3 so that Us increases. Voltage Ua at point a is a combination of voltage Us coming from C2 and flyback pulse FB coming from terminal 3 via C3. Up to t2 voltage Ua does not reach threshold value Ut defined by diac Di so that diac does not fire and transistor T1 remains cut off. At t2 Ua reaches threshold value Ut at which diac Di fires so that transistor T1 is turned on in the described way. As can be seen degaussing operation always is initiated only during vertical flyback by pulse FB. In the absence of frame flyback pulse FB diac Di would fire at a later time when Us without pulses FB reaches the freshold value Ut. This means that the circuit will initiate degaussing operation even if frame flyback pulse FB is not fed to point a.
The circuit shown can operate in the following different modes: If it is desired that degaussing operation occurs always after receiver switch on than switch S normally closed is opened at receiver switch on so that the degaussing operation occurs in the described way. At the end of degaussing operation switch S is closed to prevent further undesired degaussing. In a similar way switch S can be operated by software. In this case degaussing operation can occur according to special rules, according to a special pro gram or upon special events. Degaussing operation is always initiated by opening switch S and terminated by closing switch S. By leaving switch S open or by omitting switch S the circuit will continue to operate at regular intervals automatically, for example in distances of some minutes.
Thus if the tube becomes magnetised for whatever reason during operation purity will be restored automatically. Also if the tube becomes so strongly magnetised that one degaussing cycle will not clear it, than, since the degaussing tends to be cumulative, purity will eventually be restored. If switch S remains opened the circuit repeats automatically the following operation. C2 is charged by U2 until Us together with FB can fire Di and switch on transistor T1 for initiating im. C2 is discharged by the base drive current for T1 until T1 becomes non-conductive and im becomes zero. C2 now discharged is again charged until Us and FB again fire Di and switch on T1 initiating im.
In a practically realized version of the circuit according to Fig. 1 the elements shown had the following values: diode D1: type BY133 diode D2: type BY133 resistor R1: 220 kOhm resistor R2: 10 MOhm resistor R3: 12 Ohm resistor R4: 100 Ohm resistor R5: 2,7 MOhm capacitor C1: 0,22 - 0,47 pF capacitor C2: 100 pF capacitor C3: 10 nF transistor T1: type TIPL761

Claims (10)

  1. CLAIMS 1. Degaussing circuit for a picture tube in a television device including a capacitor charged by a first voltage via a first charging path and a first switch connecting the degaussing coil to said capacitor, characterized in that said first switch is formed by an antiparallel circuit of a diode and a transistor and that a second capacitor is connected to the base of said tranistor and charged by a second voltage via a second charging path.
  2. 2. Circuit according to Claim 1, characterized in that said first voltage is derived from the line flyback pulse at the collector of the power switching transistor of the line deflection output stage.
  3. 3. Circuit according to Claim 1 characterized by means for securing that degaussing operation occurs only during vertical flyback period.
  4. 4. Circuit according to Claim 3, characterized by a source of vertical flyback pulses connected to the base of said transistor.
  5. 5. Circuit according to Claim 1, characterized by a second switch connected parallel to said second capacitor and means for opening said switch for initiating degaussing operation.
  6. 6. Circuit according to Claim 1, characterized by a diac connected between said second capacitor and the base of said transistor.
  7. 7. Circuit according to Claim 1, characterized in that the time constant of the first charging path is shorter than that of the second charging path.
  8. 8. Circuit according to Claim 1, characterized in that said second switch is a transistor operated by software.
  9. 9. Circuit according to Claim 1, charcterized in that said second switch is coupled to the main power switch of the device to initiate degaussing at device switch on.
  10. 10. Circuit as described within the specification and the drawing.
GB9106549A 1990-03-27 1991-03-27 Degaussing switch comprises antiparallel transistor and diode Withdrawn GB2242599A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB909006753A GB9006753D0 (en) 1990-03-27 1990-03-27 Degaussing circuit for a picture tube

Publications (2)

Publication Number Publication Date
GB9106549D0 GB9106549D0 (en) 1991-05-15
GB2242599A true GB2242599A (en) 1991-10-02

Family

ID=10673280

Family Applications (2)

Application Number Title Priority Date Filing Date
GB909006753A Pending GB9006753D0 (en) 1990-03-27 1990-03-27 Degaussing circuit for a picture tube
GB9106549A Withdrawn GB2242599A (en) 1990-03-27 1991-03-27 Degaussing switch comprises antiparallel transistor and diode

Family Applications Before (1)

Application Number Title Priority Date Filing Date
GB909006753A Pending GB9006753D0 (en) 1990-03-27 1990-03-27 Degaussing circuit for a picture tube

Country Status (2)

Country Link
JP (1) JPH05260494A (en)
GB (2) GB9006753D0 (en)

Also Published As

Publication number Publication date
GB9106549D0 (en) 1991-05-15
GB9006753D0 (en) 1990-05-23
JPH05260494A (en) 1993-10-08

Similar Documents

Publication Publication Date Title
JPH0227870B2 (en)
US4090111A (en) Malfunction detecting apparatus for use in a CRT deflection circuit
US3535445A (en) Cathode ray tube protection circuit
GB2242599A (en) Degaussing switch comprises antiparallel transistor and diode
JP2801183B2 (en) Degaussing circuit for cathode ray tube
JP2937888B2 (en) Deflection circuit
US4234826A (en) Synchronous switched vertical deflection driven during both trace and retrace intervals
KR100257271B1 (en) Scan loss detector for cathode ray tube
KR0137274B1 (en) Vertical deflection circuit with service mode operation
US4031430A (en) Vertical deflection circuit
JP3316766B2 (en) Television equipment power supply
GB2239377A (en) Power regulation during deflection system start up and shut down
US3801856A (en) Instant-on circuit for a television receiver
EP0449108A2 (en) Degaussing circuit for a picture tube
NL8006018A (en) CIRCUIT IN AN IMAGE DISPLAY FOR CONVERTING AN INPUT DC VOLTAGE TO AN OUTPUT DC VOLTAGE.
JP2004201352A (en) Horizontal deflection device
SU1273003A3 (en) Output stage of horizon generator
JPS61135288A (en) Demagnetizer
US5796217A (en) Picture display apparatus with a soft-start device
US3434005A (en) Protection circuit for horizontal output transistor
US4293803A (en) Vertical deflection circuit
EP0504687B1 (en) Deflection circuit with a feedback arrangement
GB2037033A (en) Switching regulator
CA1073097A (en) Horizontal deflection circuit of a television receiver
US4415842A (en) Television receiver start-up circuit

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)