GB2235797A - Power management for a portable computer - Google Patents

Power management for a portable computer Download PDF

Info

Publication number
GB2235797A
GB2235797A GB9018259A GB9018259A GB2235797A GB 2235797 A GB2235797 A GB 2235797A GB 9018259 A GB9018259 A GB 9018259A GB 9018259 A GB9018259 A GB 9018259A GB 2235797 A GB2235797 A GB 2235797A
Authority
GB
Grant status
Application
Patent type
Prior art keywords
power
computer
clock
pmgr
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB9018259A
Other versions
GB9018259D0 (en )
GB2235797B (en )
Inventor
R Steven Smith
Mike S Hanlon
Robert L Bailey
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Apple Inc
Original Assignee
Apple Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3206Monitoring a parameter, a device or an event triggering a change in power modality
    • G06F1/3215Monitoring of peripheral devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power Management, i.e. event-based initiation of power-saving mode
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234Action, measure or step performed to reduce power consumption
    • G06F1/3237Power saving by disabling clock generation or distribution
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234Action, measure or step performed to reduce power consumption
    • G06F1/324Power saving by lowering clock frequency
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234Action, measure or step performed to reduce power consumption
    • G06F1/325Power saving in peripheral device
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234Action, measure or step performed to reduce power consumption
    • G06F1/3287Power saving by switching off individual functional units in a computer system, i.e. selective power distribution
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0063Circuits adapted for supplying loads only
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing
    • Y02D10/10Reducing energy consumption at the single machine level, e.g. processors, personal computers, peripherals or power supply
    • Y02D10/12Reducing energy consumption at the single machine level, e.g. processors, personal computers, peripherals or power supply acting upon the main processing unit
    • Y02D10/126Frequency modification
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing
    • Y02D10/10Reducing energy consumption at the single machine level, e.g. processors, personal computers, peripherals or power supply
    • Y02D10/12Reducing energy consumption at the single machine level, e.g. processors, personal computers, peripherals or power supply acting upon the main processing unit
    • Y02D10/128Clock disabling
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing
    • Y02D10/10Reducing energy consumption at the single machine level, e.g. processors, personal computers, peripherals or power supply
    • Y02D10/17Power management
    • Y02D10/171Selective power distribution

Abstract

A power manager (PMGR) within a portable laptop computer provides power (via 26) and clocking control (via 27) to various units within the computer in order to conserve battery power. Transistor switches controlled by the power manager control the distribution of power and clock signals to the various units within the computer. The power manager includes a software routine for continually monitoring various units and when certain units are either not needed and/or not currently in use, power and/or clock signals are removed from a given unit, and the computer can be switched between three modes viz. normal, slow and sleep. <IMAGE>

Description

- 1 POWER MANAGEMENT-FOR A LAPTOP COMPUTER

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a power distribution scheme in a portable computer and, more specifically, to power management in a laptop computer.

2. Prior Art

Power consumption in an electronic device is always a significant concern and a power supply must be designed to adequately power the lo device. Aside from the capability of the power supply to provide ample power to power the corresponding device, heat dissipation, physical size, weight, efficiency, and other related characteristics are paramount in designing or selecting the power source. These characteristics become exceptionally critical when the device the power supply is to support is a self-sufficient portable unit.

In many portable units, a self-supporting power source, such as a battery, is used to provide the power when the unit is decoupled from its main or external power source, such as 110 Volt AC (ordinary house current). Typically a battery is used to provide the independent and portable power source. In somu instances the battery functions as an auxiliary power source to maintain certain critical circuits active, such as keeping the memory alive to retain any information stored in the memory. In other instances, the battery functions as the main power source to fully power the device.

In the area of information processing, miniaturization of processing devices has permitted the portability of computing devices. One of the first such portable processing devices was a hand held calculator, wherein the calculator operated from a battery power source and could easily be carried about by the user. The battery would power all of the functions of the calculator and the user could readily transport the calculator without any attachment to an external power source. The batteries were either replaced or recharged. The earliest calculators simply had an onloff state in which full power was available during the on state and the power was completely shut off during the off state. s Because of the volatile nature of many early semiconductor memories, information stored in such volatile memories were lost when the calculator was turned off. Subsequent calculators attempted to incorporate nonvolatile memory, or in the alternative, standby power was provided to such a memory when the device was turned off, so that the memory retained whatever lo information was present. More advanced schemes were devised to monitor various functions, so that power was removed from various elements when those elements were not needed. Further, a time-out scheme was devised to put the calculator in a stand-by mode, such as when a key was not depressed after a certain time period, in order to preserve power. All of these features were devised primarily to extend the time period that the device could operate from its internal power source.

When the processing technology was expanded beyond a simple calculator to encompass personal desk top computers, additional constraInts were placed to power consumption and management control schemes. Aside from the additional circuitry, additional memory devices consumed considerable amounts of power. These memory devices include semiconductor devices, such as read-only memories (ROMs) and random-access memories (RAMs) which include volatile and non-volatile memories, floppy disk drives and hard disk drives and other magnetic media. Also. additional power is required to power the display unit which typically includes a viewing screen. Various schemes were devised to monitor and control the power distribution during onloff states.

4 1 However, as the personal desk top computer systems are made portable, it is desirable to provide a computer which contains a fully contained power source so that the computer is completely portable. These self sufficient computer systems are typically referred to as laptops (because of the small physical size and light weight) and are designed to operate for a certain number of hours from its internal power source, which is typically a battery. Although a variety of the portable calculator technology can be implemented within such a laptop, additional constraints are placed in that the additional circuitry, memory, viewing screen and any peripheral devices attached to the lo system will necessarily consume additional power. In order to extend the selfsustaining time period of these laptops while keeping the battery size and weight to a minimum, a sophisticated power management scheme is required to provide power only to those circuits and devices which require such power and to remove power, or at least to make a given circuit enter a low power consumption mode, when that circuit is not needed. The management scheme must also continually monitor the various circuits and devices in order that power can be applied immediately to activate such circuits and devices when needed.

The present invention provides for such a power management apparatus for a laptop computer in order to extend the self-sustaining time period so that the laptop computer can operate for an extended period of time once external power is disconnected.

3. Prior Art References

A number of prior art references are known for monitoring and controlling the consumption of power to a device or to a portion of a device including a means of providing a timeout when user interaction has not occurred for a given time period. However, these references pertain to the simpler calculator technology or to portions of a computer system and fail to disclose the sophisticated power management scheme for a laptop of the present invention.

The references are:

1. U.S. Patent No. 4,019,068, issued April 19, 1977, for Low Power Output Disable Circuit For Random Access Memory; 2. U.S. Patent No. 4,074,351, issued February 14, 1978 for Variable Function Programmed Calculator; 3. U.S. Patent No. 4,151,611, issued April 24, 1979 for Power Supply Control System For Memory Systems; 4. U.S. Patent No. 4,293,927, issued October 6, 1981 for Power lo Consumption Control System For Electronic Digital Data Processing Devices; 5. U.S. Patent No. 4,279,020, issued July 14, 1981 for Power Supply Circuit For A Data Processor; 6. U.S.. Patent No. 4.381,552, issued April 26, 1983 for Standby Mode Controller Utilizing Microprocessor; 7. U.S. Patent No. 4.409,665, issued October 11, 1983 for Turn-Off- Processor Between Keystrokes; 8. U.S. Patent No. 4,611,289, issued September 9, 1986 for Computer Power Management System; 9. U.S. Patent No. 4.615,005, issued September 30, 1986 for Data Processing Apparatus With Clock Signal Control By Microinstruction For Reduced Power Consumption And Method Therefor; and 10. U.S. Patent No. 4, 712.196, issued December 8, 1987 for Data Processing Apparatus.

SUMMARY OF THE INVENTION

The present invention describes a power manager for use in a laptop computer. The laptop computer is a fully self-sufficient computer which is powered by an internal battery when the computer is disconnected from an external power source. Because power conservation is paramount to sustain the computer as long as possible from the internal battery, a power manager is provided to monitor and control various circuit operations. Various units of the computer, including peripheral units, generally function equivalently to lo well-known personal desktop computers. However, the power source to the various devices are controlled by the power manager and a plurality of transistor switches are used to switch the power source to the various devices. The operation of these switches is controlled by the power manager. Additionally, various clock signals are also coupled through switches which are controlled by the power manager so that the clock signals can be disconnected from certain units of the computer.

The power manager continually monitors various circuit functions such that devices not in use have their power sources or clock signals disconnected in order to deactivate devices to conserve battery power. The removal of clock signals from those units having clock control places these various units into an inactive state. However, because power is still applied to these units, various internal states retain their current state until the clock signal is restored.

The power manager is capable of operating in one of three modes of operation. In a first mode the computer operates in a normal active mode where most of the units are active at all times and/or some of the other units are caused to be made active when needed. A second state is a sleep state in which the computer enters into an inactive state and the power manager continues to monitor various circuit conditions. When a certain predetermined condition occurs, it causes the computer to awake from its sleep state. A third state is an intermediate state in which the power manager controls the frequency of the clock signals to be decreased such that the power consumption drops by approximately 25-30% from the normal active mode.

- 7 BRIEF DESQIRIPTION OF THE DRAWINGS 1 Figure 1 is a circuit block diagram of the various units of the laptop computer and showing power lines, clock signal lines and control fines 5 pertaining to the power management scheme of the present invention.

Figure 2 is a circuit schematic diagram showing an example of a transistor switch utilized to control the switching of a clock signal to a given device.

Figure 3 is a circuit schematic diagram showing an example of a transistor switch utilized to control the switching of power to a given device.

-B DETAILED DESCRIPTION QF THE PRESENT INVENTION

A power management system for a laptop computer is described. In the following description, numerous specific details are set forth, such as specific circuits, devices. etc., in order to provide a thorough understanding of the present invention. It will be obvious, however, to one swilled in the art that the present invention may be practiced without these specific details. In other instances, well-known circuits and signal lines have not been described in detail in order not to unnecessarily obscure the present invention.

Referring to Figure 1, an architecture for a portable computer 10 is shown, including the power manager (PMGR) 11 of the present invention.

Although computer 10 can be of a variety of computers. computer 10 of the present invention is a portable computer and, more specifically, a laptop computer which is capable of operating without an external power source.

Aside from the PMGR 11. computer 10 is comprised of a CPU 12. read-only memory (ROM) 13, random-access memory (RAM) 14, liquid crystal display (LCD) unit 15 which includes a viewing screen and associated video circuitry, crystal controlled clock and oscillator 16, a battery 17, a,battery charger circuit 18 and an inputloutput (110) unit 19 which includes an 110 controller 19a and at least one 110 device 1 9b. These components are typically present in most desktop or portable computer systems. Computer 10 of the present invention further includes a disk controller 20, a serial communication controller 21 and its drivers 22, a parallel communications controller 23, sound circuit and drivers 24, and a modem 25. It is to be appreciated that although units 20-25 are included within computer 10 that these devices are typically a design choice and the computer 10 can readily operate as a functioning computer without the presence of these units.

-g- Several additional units are included within computer 10 to operate with the PMGR unit 11. Analog interface unit 26, clock control unit 27 and an internal interface unit, referred to as a via unit 28, are included to function in conjunction with the PMGR 11. It is to be appreciated that units 12-25 are devices used in prior art computers and such description and operation of these units are not included herein. Units 12-25, except for unit 17 and 18, are available with the MacintoshTI.1 brand computers of Apple Computer Inc., of Cupertino, California.

In functional terms, CPU 12 is the main processing unit for computer 10 lo and in the preferred embodiment is a 68000 based (part numbers 68000, 68020 and 68030) processor manufactured by Motorola Corporation. ROM 13 is used to store the operating system of the computer 10 as well as other proprietary programs, such as file directory routines. RAM 14 is utilized as the internal memory of the computer for accessing of data. The LCD display 15 with its associated video circuitry prov ides for the presentation of a display on a viewing screen. The crystal operated clock 16 provides for the necessary timing reference signals which are needed for the operation of computer 10. The battery 17 powers computer 10, permitting computer 10 to be a fully portable unit. Battery charger circuit 18 monitors the level of the battery 17 as well as charging the battery 17 when computer 10 is coupled to an external power source such as 110 Voks AC.

The 110 unit 19 interfaces with various 110 devices, such as keyboards and cursor control devices, such as a "mouse or a trackball. The disk controller unit 20 is used to access a disk storage medium, such as a floppy disk. In computer 10, a hard disk is coupled and accessed by the parallel communications controller 23. The serial communication controller 21 and its drivers 22 are utilized to provide serial communication, such as supporting a RS-232 protocol. The sound circuits and drivers of sound unit 24 are utilized to generate various audio signals from computer 10. Modem 25 is typically an external device, however, in this instance it is included within computer 10 to provide full modem capability, in order that the portable computer 10 has capabilities of interfacing with telecommunication lines at various remote 5 locations.

The power management apparatus of the present invention is comprised of PMGR 11, analog interface unit 26, clock control unit 27 and via unit 28. Functionally, PMGR 11 is an intelligent assistant to the CPU 12, wherein PMGR 11 monitors the state of charge of battery 17. controls the power lo consumption of the various subsystems, includes a real time clock which frequency is determined by the clock circuit 16, interfaces to the internal modem 25, as well as an interface to the 110 peripheral devices 19b through 110 controllerl 9a. It is to be appreciated that PMG R 11 of the preferred embodiment includes its own ROM, RAM, timers, analog to digital converters, and general purpose 110 lines. Although a variety of devices can be used to perform the functions of PMGR 11, the preferred embodiment uses part number 50753, which is a semiconductor chip manufactured by Mitsubishi Corporation.

The software stored within PMGR 11 of the present invention provides for three main functions in controlling the power management of the various devices. These functions are receiving commands from the CPU 12 and performing in response to these commands, controlling the transfer of communications between the PMGR and peripheral units coupled to the V0 controller unit 19, and monitoring the system as well as providing the timer to maintain the real time clock. An 8-bit data bus and two handshake lines provide the coupling between CPU 12 and PMGR 11 through the via unit 28. The 8-bit databus is used to transfer command and data between CPU 12 and PMGR 11. This 8-bit communication is achieved by the use of a two line handshaking scheme wherein commands are provided by CPU 12 and replies are provided by PMGR 11 on data and handshake lines 33.

Once the command is sent from CPU 12 through via unit 28 to PMGR 11 and the handshake is completed, PMGR 11 decodes the command and executes it. If no reply data is to be returned, PMGR 11 waits for the handshake for the next command to begin from CPU 12. If reply data is to be returned, PMGR 11 begins the reply handshake and returns the requested data. In the preferred embodiment commands and replies are transmitted in a protocol comprising of a command/reply byte, a count byte and optional data bytes.

Once every 1160 of a second (frequency of 60 Hz). the clock oscillator 16 generates an interrupt to PMGR 11 and this interrupt is coupled to CPU 12 on line 34. When this interrupt is generated, PMGR 11 closes the 110 channel from 110 controller 19 and further, will not respond to any handshake requests from CPU 12. The interrupt on line 34 causes CPU 12 to suspend the data transfer to PMGR 11. During this interrupt cycle. PMGR 11 performs its periodic monitoring routines which include updating the real time clock, checking the battery power level and sending an auto poll command. The auto poll command is associated with the auto poll scheme of the preferred embodiment in which the CPU 12, through PMGR 11, automatically interrogates (polls) devices coupled to bus 37 to determine the presence of data for transfer.

PMGR 11 contains the necessary 110 transceiver functions for transfer of information between PMG R 11 and 110 unit 19 on bus 37. Packets of information to be sent on bus 37 to 110 unit 19 are sent by CPU 12 to PMGR 11 in the data portion of the command signal. Data received by PMGR 11 from 110 controller 19 is buffered internally and once received, this data is stored within PMGR 11 until requested by CPU 12. If a new 110 command was transmitted by CPU 12 during a previous command/execution cycle, the new command and its corresponding data is supplied as the next 110 command which is to be sent.

If the 110 device has any data to return, PMGR 11 receives, buffers and stores the data. When the data is completely received, PMGR 11 interrupts CPU 12 on interrupt line 34 and CPU 12 responds to the interrupt by determining the source of the interrupt and data is obtained from PMGR 11.

PMGR 11 includes a one second timer which is based on the 60 Hz frequency of clock 16. PMGR 11 also includes its own internal clock which performs as a real time clock. The one second timer is used to supply a wake up timer and create the one second interrupt for triggering the various io monitoring functions. That is, as each new second is counted within PMGR 11, a number of periodic operations occur. Firstly, the real time clock and the wake up timer (if enabled) are updated. The wake up timer is an internal alarm clock which is used to provide an alarmlsignal whenever the real time clock coincides with the tome set for the wake up timer (if enabled). Next. computer 10's power system and battery 17 are checked to determine the battery power level and if a low battery condition exists. The battery charger circuit 18 includes means for monitoring the level of the battery and for determining if the power level drops below a predetermined level. Then, the internal temperature is also checked followed by the interrupt to the CPU. Subsequently PMGR 11 sends any pending 110 transactions to CPU 12.

It is to be appreciated that via unit 28 performs the function of an interface unit between the CPU 12 and PMGR 11. Via unit 28 includes general purpose 110 devices. internal timers, interrupt generators, as well as input and output ports. However, it is to be noted that PMGR 11 can be readily adapted to operate withoutsuch a via unit 28 without departing from the spirit and scope of the present invention.

In order to provide the control over the consumption of power by computer 10 for the primary purpose of extending the life of battery 17 when computer 10 is disconnected from an external power source, PMGR 11 provides for a number of control and monitoring functions for this purpose. PMGR 11 is utilized to cause computer 10 to be in one of three separate modes of operation. The three modes are the normal, slow and sleep modes. PMGR 11 responds to each of these modes by controlling the clocking signal being sent to a given device andlor controlling the voltage being supplied to a given unit. The clock signals coupled from the clock oscillator 16 to PMGR 11 are coupled to the clock control unit 27. Clock control unit 27 operates as a switch to couple the various clock signals on lines 41, 42 and 43 to CPU 12, serial lo communication controller unit 21 and the disk controller unit 20, respectively.

A power supply 29, which receives its power from battery 17, provides the needed voltages by computer 10. These supply vollages, shown as Vcc's in Figure 1, are coupled through PMGR 11, wherein PMGR 11 provides separate Vcc sources to the various units through the analog interface unit 26.

is As shown in Figure 1, VccA is coupled to the CPU 12 and related units. Three other separate Vcc sources are also provided from PMGR 11 as dedicated Vcc voltages to serial communication drivers 22, sound unit 24 and to the modem 25 through analog interface unit 26. These voltages are designatedas VccB, VccC and VccD, respectively. It is to be noted that control lines are also present between PMGR 11 and clock control unit 27 and between PMGR 11 and analog interface unit 26. In the preferred embodiment, analog interface unit 26 is comprised of a plurality of transistor switches for switching the various Vec, sources onto their corresponding lines. The clock control unit 27 also includes various switches for coupling the clock signals to the corresponding units. Further, it is to be appreciated that PMGR 11 also includes circuitry for the various clocking signals for distribution onto lines 41-43. It is to be noted that PMGR 11 can change the various clocking rates of the clocking signals present on lines 41-43.

In the normal (or wake) mode of operation, computer 10 is fully active and all of the switches within clock control unit 27 and the analog interface unit 26 are closed. However, commands can be provided by CPU 12 automatically in response to stored routines, or in response to a user input through 110 unit 19, to deactivate transistor switches which couple VccB, VccC and VccD, in order to remove the applicable Vcc power from the serial communication controller drivers 22, sound drivers of unit 24 and modem 25. Alternatively, in order to conserve power of the battery, Vcc vollages for powering units 22. 24 and 25 need not be applied until such unit usage is requested by the system or lo the user.

In order to further conserve power, PMGR 11 will send computer 10 into a sleep (inactive) mode under an occurrence of either of two conditions. When the battery charger circuit 18 notes that battery 17 has dropped to a predetermined level, which level is deemed to be detrimental to further is operation of computer 10, PMG R 11 places computer 10 into a sleep mode.

PMGR 11 can also enter the steep mode when a sleep command is provided by CPU 12. CPU sends a sleep command to PMGR 11 when there has been no user activity for a predetermined amount of time or when the user decides to stop work and shut down the computer 10.

Before entering the sleep mode, the operating system of the computer, as well as the various drivers, save the current state information in RAM 14.

Thus. the state of the various registers, drivers and other memory devices are stored Within RAM 14 for later restoration. Once these necessary states are stored in RAM 14, PMGR 11 releases all of the switches in analog interface unit 26 so that power is removed from the various units of computer 10. It is to be noted that power is removed from RAM 14 if RAM 14 is comprised of non volatile memory such as an EPROM, which is the case with the memory device -14 of the present invention. However, if RAM 14 is comprised of volatile 0 - is memory then the transistor switch applying Vcc power to RAM 14 is kept closed so that Vcc is still applied to RAM 14 keeping it active in order to retain the stored information. It is to be noted that non- volatile memory is preferred so that Vcc need not be applied to RAM 14 in the sleep mode. Further, it is to be noted that the preferred embodiment uses CMOS memory.

In an alternative embodiment, VccA can be coupled onto line 45 in order to keep the power supplied to CPU 12. The internal clock of PMGR 11 can be decoupled from CPU 12 by clock control unit 27 thereby disabling the clock input to CPU 12 and hailing the execution of the CPU. The CPU internal states are frozen with all CPU internal RAM and control registers remaining intact by halting the execution of the CPU. Halting the execution of CPU 12 typically will lower its power consumption by two orders of magnitude.

Although a number of conditions can cause computer 10 to wake from the sleep mode, computer 10 of the present invention has three possible is conditions which tdggers it to leave the sleep mode. PMGR 11 continues to monitor lines 37 such that any input from 110 controllerl ga will cause computer 10 to wake from the sleep state. The 1/0 input is typically a pressing of a key on the keyboard andlor the movement of the cursor control device. The second condition for waking up computer 10 occurs if the wake up timer (alarm clock) Within PMG R 11 had been enabled and matches the real time clock within. PMGR 11. Upon the activation of the alarm clock, PMGR wakes computer 10 from its sleep state. Finally, the third condition of computer 10 occurs if PMGR 11 was set to monitor the detection of a ring signal from modem 25. If an incoming signal is received by modem 25, the ring signal is detected by PMGR 11 and causes computer 10 to awake from its sleep state.

Upon waking, computer 10 accesses RAM 14 to retrieve the stored state of the various units for restodng computer 10 to the state it was in pdor to entering the sleep mode. Further, upon waking, computer 10 initiates a diagnostic routine for ensuring proper operation of computer 10.

The third mode of operation of computer 10 is known as the slow mode. The slow mode is a condition similar to the active mode, except that the clock rate of the clocking signal to the various units is slowed. That is, by reducing the clock rate of computer 10. as much as 25-30% of power savings can be obtained. Although all of the clocking signals on lines 41-43 can be slowed, it is to be noted that the clock signal on each line can be slowed. Slowing the clock rate of the clocking signal on line 41 to CPU 12 can achieve 25-30% lo savings in power.

Furthermore, the slow mode is entered from the normal mode when no activity has been detected after a predetermined time period, this time period being less than the time period for placing the system into the sleep mode.

Thus. if no activity occurs for a certain duration, computer 10 enters the slow 15 mode first and if the non-active cycle continues, computer 10 Will eventually enter the sleep mode after an additional time period.

The slow state can be entered and departed by user command or CPU command. It is appreciated that clock signals to units 20 and 21 can be decoupled by clock control unit 27. wherein units 20 and 21 are deactivated and will not lose the current internal states of those units.

Referring to Figure 2, a transistor switch 50 utilized in the clock control unit 27 is shown. 11 is to be appreciated that only one switch 50 is shown.

however, the actual clock control unit 27 is comprised of a plurality of these switches 50. A clock signal from PMGR 11 is coupled through transistor 51 to its corresponding device 52. The control signal is also obtained from PMGR 11 and is coupled to the gate of the transistor 51. When transistor 51 is made active by the control signal, the clock signal is coupled to device 52. Typically, device 52 is a CMOS device so that when the clock signal is a is removed from this CMOS device, the device shuts down and consumes none or very little power. It is to be noted that in some of the devices, such as units and 21. the clock signal can be decoupled from these devices while the Wc: supply to these devices are present.

Referring to Figure 3, a transistor switch 54 comprising one of the switches within analog interface unit 26 is shown. However, it is to be noted that a plurality of these switches reside within analog interface unit 26. One of the Vcc lines is coupled from PMGR 11 through transistor 55 to device 56. A control line also from PMGR 11 is coupled to the gateof transistor 55 for io controlling the coupling of Vcc to device 56 through transistor 55. It is to be noted that power is supplied to device 56 when transistor 55 is made active and that device 56 may not necessarily be a CMOS device since power will be removed from device 56 when transistor 55 is cut oft.

It is to be appreciated that the above description in reference to Figures

1-3 can be represented in various other circuit equivalent forms without departing from the spirit and scope of the invention. Further, in reference to Figure 1, the actual devices and the switching of the power and clock signals can be readily adapted to operate with other designs without departing from the spirit and scope of the present invention. However, in order to provide a more detailed workings of the present invention, various specific details pertaining to the preferred embodiment are disclosed below. CPU 12 provides various commands to PMGR 11 for connecting the Wc: power to applicable devices as needed. Further, clock signals can be either disconnected from various devices, or in the alternative. PMGR 11 can provide different clock speeds, such as during the slow mode. CPU 12 can be made to provide these commands in response to a stored routine or in response to a monitoring function of the PMG R or in response to a user interaction through 110 unit 19.

It is to be noted that the various drivers of computer 10 are responsible for powering on and off their respective peripheral devices. It is to be noted that drivers of computer 10 can be hardware or software drivers, or a combination thereof, and the preferred embodiment uses software drivers. That 5 is, software is used to control the powering on and off the respective devices. Thus, the power to the disk control unit 20 also powers the floppy disk, the power to the parallel communications controller 23 also powers its associated peripheral device, such as the hard disk. The drivers of the serial communications controller 21 and the power to the sound drivers 24 also are lo controlled as needed. These drivers are responsible for maintaining the time that these devices are powered to a minimum in order to conserve power. Thus. they are only activated when a given particular device is needed. Generally, each device driver will enable its peripheral device when the driver is needed. - In the case oi the floppy disk controller 20, the power is only applied to the peripheral device when an actual disk read or write is under way. Also, in the instance with the modem 25, it is kept without power until a ring is detected by PMGR 11 or when activated by the CPU 12. As stated previously those devices that have system clock inputs are enabled/disabled by controlling their connection to the clock. They can remain powered even though the rest of the system is off, therby retaining their internal states, but consuming less power. As such, clock control devices do not need be re-initialized or reenabled when their clock is turned off. Those devices that do not have a clock input or do not require any state to be retain are enabledidisabled by controlling their connection to power.' As stated previously, the power can be removed from CPU 12 in which case the internal states of CPU 12 are stored in RAM 14 prior to power down. It is to be stressed that the clock input can be removed from CPU 12 in which case the internal states of CPU 12 are retained.

R_ V In reference to the battery charger circuit 18, the circuit charges the battery when coupled to an external power source, but circuit 18 is also utilized to monitor battery 17. PMGR 11 monitors the power level of battery 17 and alerts the user when that level drops to a predetermined level, permitting the s user to finish the current job of the computer and shutting down the computer prior to complete breakdown of computer 10. An analog-to-digital converter Within PMGR1 1 provides for the conversion of the analog battery voltage to a digital signal. Although not shown in Figure 1, a temperature sensing mechanism is also coupled to a PMGR 11 to sense the temperature and lo another analog-to-digital converter within PMGR 11 is also used to convert this analog signal to a digital signal.

It is to be appreciated that the PMGR 11 of the preferred embodiment of the present invention provides for a variety of techniques to monitor and control the distribution of power and clocking signals in order to conserve the time that computer 10 can be self-sustaining when decoupled from an external power source.

- -20-

Claims (15)

1. In a portable computer, having a central processing unit (CPU), a memory, a plurality of peripheral devices including a user interactive device. and a battery for powering said computer. an apparatus for managing the use of power from said battery by said computer, comprising: control means coupled to said CPU for receiving commands from said CPU and also coupled to receive inputs from said user interactive device; said control means also coupled to said battery for controlling distribution of said power to various units of said computer; said control means also coupled to provide an internal clock and distributing a clock signal to some of said units of said computer; first switching means coupled to said control means for distributing said power to some of said various units, said first switching means including first switches for switching said power, said first switches being controlled by said control means; second switching means coupled to said control means for distributing said clock signals to some of said units, said second switching means including second switches for switching said clock signal, said second switches being controlled by said control means.
2. The apparatus of Claim 1, wherein said first switching means decouples power from each of said vaduous units coupled to said fitst switching means until each of said respective units are needed to be accessed by said CPU.
a p, f A.
3. The apparatus of Claim 2, wherein said second switching means decouples said clock signal from each of various units coupled to said second switching means until each of said respective units are needed to be accessed by said CPU.
4. The apparatus of Claim 3, wherein said control means provides for three modes of operation, a first mode for providing power and clock signals to said various units when needed by said computer, a second mode for removing power or clock signal to deactivate respective devices to conserve power. and a third state in which the frequency of said clock signal is reduced in order to reduce power consumption to those units coupled to receive said clock signal.
5. In a portable computer, having a central processing unit (CPU). a memory, a plurality of peripheral devices including a user interactive device. and a battery for powering said computer, an apparatus for managing the use of power from said battery by said computer, comprising:
control means coupled to said CPU for receiving commands from said CPU and also coupled to receive inputs from said user interactive device; said control means also coupled to said battery for controlling distribution of said power to various units of said computer; said control means also coupled to provide an internal clock and distributing a clock signal to some of said units of said computer; said control means providing for three modes of operation of said computer, an active mode for providing active operation of said computer. a steep mode for placing said computer in an inactive state to conserve power and a slow mode in which the frequency of said clock signal is reduced in - 22 order to reduce power consumption to those units coupled to receive said clock signal: first switching means coupled to said control means for distributing said power to some of said various units, said first switching means including first switches for switching said power. said first switches being controlled by said control means; second switching means coupled to said control means for distributing said clock signals to some of said units, said second switching means including second switches for switching said clock signal, said second switches being controlled by said control means; monitoring means for monitoring said various units and providing information of monitored units to said control means.
6. The apparatus of Claim 5, wherein said first switching means decouples power from each of said vaduous units coupled to said first switching means until each of said respective units are needed to be accessed by said CPU.
7. The apparatus of Claim 6, wherein said second switching means decouples said clock signal from each of various units coupled to said second switching means until each of said respective units are needed to be accessed by said CPU.
8. The apparatus of Claim 7, wherein prior to entering sald sleep mode said apparatus stores CPU states in said memory and retrives said CPU states from said memory when reactivated to said active mode.
f
9. The apparatus of Claim 8, wherein said computer enters its sleep mode if an input from an inputloutput (110) device does not occur for a first predetermined time period.
10. The apparatus of Claim 9, wherein said monitoring means monitors said 110 device and causes said computer to leave its sleep mode if an input is sensed from said 110 device.
11. The apparatus of Claim 10, wherein said computer enters its slow mode if said input from said 1/0 device does not occur for a second predetermined time period, said second predetermined time period being shorter than said first predetermined time period.
12. The apparatus of Claim 11, wherein said monitoring means monitors said 110 device and causes said computer to leave its sleep mode if an input is sensed from a modem coupled to said control means.
13. The apparatus of Claim 12, wherein said 110 device is said user interactive device.
14. The apparatus of Claim 10, wherein said first and second switches are field-effect transistors.
15. The apparatus of Claim 14 further including a reference clock means coupled to said control means for providing a crystal controlled reference clock signal.
-2416. In a portable computer, having a central processing unit (CPU), a memory, a plurality of peripheral devices including a user interactive device, and a battery for powering said computer, an apparatus for managing the use of power from said battery by said computer, substantially as hereinbefore described with reference to the accompanying drawings.
Published 1991 at The Patent office, State House. 66171 HighHolbom London WC1R4TP. Further copies may be obtatnedfrorn Sales Branch. Unit 6, Nine Mile Point Cwmfelinfach. Cross Keys. Nemport NPI 7HZ. Printed by Multiplex techniques lid, St Mary Cray. Kent.
GB9018259A 1989-09-08 1990-08-20 Power management for a computer. Expired - Fee Related GB2235797B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US40563789 true 1989-09-08 1989-09-08

Publications (3)

Publication Number Publication Date
GB9018259D0 GB9018259D0 (en) 1990-10-03
GB2235797A true true GB2235797A (en) 1991-03-13
GB2235797B GB2235797B (en) 1993-08-18

Family

ID=23604545

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9018259A Expired - Fee Related GB2235797B (en) 1989-09-08 1990-08-20 Power management for a computer.

Country Status (4)

Country Link
JP (1) JPH03171317A (en)
CA (1) CA2024552A1 (en)
DE (1) DE4028175A1 (en)
GB (1) GB2235797B (en)

Cited By (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0496536A2 (en) * 1991-01-25 1992-07-29 International Business Machines Corporation Battery operated computer power management system
EP0510814A1 (en) * 1991-04-23 1992-10-28 Seiko Epson Corporation Detachable display device for an information processing apparatus
EP0566263A2 (en) * 1992-04-15 1993-10-20 International Business Machines Corporation System to service processor interface for a tablet computer
EP0565914A1 (en) * 1992-04-15 1993-10-20 International Business Machines Corporation A system for distributed power management in portable computers
EP0584257A1 (en) * 1991-05-17 1994-03-02 Zenith Data Systems Corporation Suspend/resume capability for a protected mode microprocessor and hard disk, and idle mode implementation
WO1994011801A1 (en) * 1992-11-16 1994-05-26 Harris Corporation Method of autonomously reducing power consumption in a computer system
US5355501A (en) * 1990-03-09 1994-10-11 Novell, Inc. Idle detection system
EP0636964A2 (en) * 1993-07-26 1995-02-01 International Business Machines Corporation Desktop computer system having multi-level power Management
WO1995004319A1 (en) * 1993-07-28 1995-02-09 Richard Tornai Method and apparatus for controlling the provision of power to computer peripherals
EP0645690A1 (en) * 1993-09-22 1995-03-29 Advanced Micro Devices Inc. Computer system with interrupt controller and power management unit
EP0654726A1 (en) * 1993-11-23 1995-05-24 Advanced Micro Devices Inc. Computer power management systems
EP0662652A2 (en) * 1994-01-10 1995-07-12 Sun Microsystems, Inc. Method and apparatus for reducing power consumption in a computer system
EP0666527A1 (en) * 1994-02-02 1995-08-09 Advanced Micro Devices Inc. Power management unit for a computer system
EP0676685A2 (en) * 1994-04-05 1995-10-11 International Business Machines Corporation Method and system of power management for a data processing system
EP0676686A2 (en) * 1994-04-06 1995-10-11 Advanced Micro Devices Inc. Power management architecture for computer systems
WO1995031029A2 (en) * 1994-05-10 1995-11-16 Apple Computer, Inc. A method and apparatus for controlling power for subsystems
EP0701194A1 (en) * 1994-09-07 1996-03-13 International Business Machines Corporation Power management processor for computer systems having suspend/resume capability
EP0701195A1 (en) * 1994-09-07 1996-03-13 International Business Machines Corporation A computer system with a ring detection facility to initiate a system wakeup procedure
EP0701196A3 (en) * 1994-09-07 1996-07-31 Compaq Computer Corp Reducing power usage in a personal computer
EP0727728A1 (en) * 1995-02-15 1996-08-21 International Business Machines Corporation Computer system power management
GB2306237A (en) * 1995-10-10 1997-04-30 Standard Microsyst Smc Controlling the power supply to processor-related devices
US5752011A (en) * 1994-06-20 1998-05-12 Thomas; C. Douglas Method and system for controlling a processor's clock frequency in accordance with the processor's temperature
FR2775530A1 (en) * 1998-01-30 1999-09-03 Siemens Ag Energy saving for control unit of LED display in motor vehicle
GB2335293A (en) * 1997-12-23 1999-09-15 Cogency Technology Inc Reducing power consumption in a self-timed system
EP0973087A2 (en) * 1992-09-17 2000-01-19 Kabushiki Kaisha Toshiba Portable computer having dedicated register group and peripheral controller bus between system bus and peripheral controller
WO2000063764A1 (en) * 1999-04-21 2000-10-26 Palm, Inc. Portable computer with differentiated time-out feature
GB2384882A (en) * 2001-09-28 2003-08-06 Lexar Media Inc Power management system for non-volatile memory acting as a disc storage device
WO2003081407A1 (en) * 2002-03-27 2003-10-02 Nokia Corporation A method and a system for determining the power consumption in connection with an electronic device, and an electronic device
US7925904B2 (en) 2002-08-15 2011-04-12 Htc Corporation Circuit and operating method for integrated interface of PDA and wireless communication system

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1993006543A1 (en) * 1991-09-27 1993-04-01 Kabushiki Kaisha Toshiba Portable computer having function of switching over cpu clock
GB2264794B (en) * 1992-03-06 1995-09-20 Intel Corp Method and apparatus for automatic power management in a high integration floppy disk controller
KR100188087B1 (en) * 1993-04-21 1999-06-01 김광호 Power supply control device and its driving method
US5337285A (en) * 1993-05-21 1994-08-09 Rambus, Inc. Method and apparatus for power control in devices
DE4444283A1 (en) * 1994-12-13 1995-04-20 Udo Metzkow System for switching the components of a local area network (LAN)
DE19512204A1 (en) * 1995-03-31 1995-08-31 Heinzinger Electronic Gmbh Power supply for personal computer for twenty-four hour telecommunications
JP3853061B2 (en) * 1998-03-18 2006-12-06 三菱電機株式会社 Input and output switching device
US6367023B2 (en) * 1998-12-23 2002-04-02 Intel Corporation Method and apparatus of measuring current, voltage, or duty cycle of a power supply to manage power consumption in a computer system
JP4181685B2 (en) * 1999-03-12 2008-11-19 富士通株式会社 Power control method and an electronic apparatus, and a recording medium
US6480908B1 (en) * 1999-07-08 2002-11-12 Via Technologies, Inc. Codec system with shadow buffers and method of performing a power down/suspend operation on this codec system
US7539878B2 (en) * 2001-09-19 2009-05-26 Freescale Semiconductor, Inc. CPU powerdown method and apparatus therefor
DE10157057B4 (en) 2001-11-21 2005-11-17 Infineon Technologies Ag Semiconductor memory device with low power consumption
DE10213351C1 (en) * 2002-03-26 2003-07-24 Uenal Baeder Disconnection device for computer communications line connection uses electrical switching device controlled in dependence on computer supply voltage

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4698748A (en) * 1983-10-07 1987-10-06 Essex Group, Inc. Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system inactivity

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4698748A (en) * 1983-10-07 1987-10-06 Essex Group, Inc. Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system inactivity

Cited By (64)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5355501A (en) * 1990-03-09 1994-10-11 Novell, Inc. Idle detection system
EP0496536A2 (en) * 1991-01-25 1992-07-29 International Business Machines Corporation Battery operated computer power management system
EP0496536A3 (en) * 1991-01-25 1993-02-24 International Business Machines Corporation Battery operated computer power management system
EP0510814A1 (en) * 1991-04-23 1992-10-28 Seiko Epson Corporation Detachable display device for an information processing apparatus
US5347630A (en) * 1991-04-23 1994-09-13 Seiko Epson Corporation Computer system having a detachable display
EP1413946A2 (en) 1991-05-17 2004-04-28 Packard Bell NEC, Inc. Computer system having a reduced power control circuit
EP0584257A4 (en) * 1991-05-17 1997-10-08 Zenith Data Systems Corp Suspend/resume capability for a protected mode microprocessor and hard disk, and idle mode implementation
EP0584257A1 (en) * 1991-05-17 1994-03-02 Zenith Data Systems Corporation Suspend/resume capability for a protected mode microprocessor and hard disk, and idle mode implementation
EP1413946A3 (en) * 1991-05-17 2005-12-21 Packard Bell NEC, Inc. Computer system having a reduced power control circuit
US5423045A (en) * 1992-04-15 1995-06-06 International Business Machines Corporation System for distributed power management in portable computers
EP0565914A1 (en) * 1992-04-15 1993-10-20 International Business Machines Corporation A system for distributed power management in portable computers
EP0566263A2 (en) * 1992-04-15 1993-10-20 International Business Machines Corporation System to service processor interface for a tablet computer
US5511205A (en) * 1992-04-15 1996-04-23 International Business Machines Corporation System for distributed power management in portable computers
EP0566263A3 (en) * 1992-04-15 1997-06-04 Ibm System to service processor interface for a tablet computer
EP0973087A2 (en) * 1992-09-17 2000-01-19 Kabushiki Kaisha Toshiba Portable computer having dedicated register group and peripheral controller bus between system bus and peripheral controller
EP0973087A3 (en) * 1992-09-17 2000-08-02 Kabushiki Kaisha Toshiba Portable computer having dedicated register group and peripheral controller bus between system bus and peripheral controller
WO1994011801A1 (en) * 1992-11-16 1994-05-26 Harris Corporation Method of autonomously reducing power consumption in a computer system
EP0636964A2 (en) * 1993-07-26 1995-02-01 International Business Machines Corporation Desktop computer system having multi-level power Management
EP0636964A3 (en) * 1993-07-26 1996-12-27 Ibm Desktop computer system having multi-level power Management.
WO1995004319A1 (en) * 1993-07-28 1995-02-09 Richard Tornai Method and apparatus for controlling the provision of power to computer peripherals
GB2295041A (en) * 1993-07-28 1996-05-15 Richard Tornai Method and apparatus for controlling the provision of power to computer peripherals
US5894577A (en) * 1993-09-22 1999-04-13 Advanced Micro Devices, Inc. Interrupt controller with external in-service indication for power management within a computer system
EP0645690A1 (en) * 1993-09-22 1995-03-29 Advanced Micro Devices Inc. Computer system with interrupt controller and power management unit
EP0654726A1 (en) * 1993-11-23 1995-05-24 Advanced Micro Devices Inc. Computer power management systems
EP0662652A3 (en) * 1994-01-10 1995-09-20 Sun Microsystems, Inc. Method and apparatus for reducing power consumption in a computer system
US5649213A (en) * 1994-01-10 1997-07-15 Sun Microsystems, Inc. Method and apparatus for reducing power consumption in a computer system
EP0662652A2 (en) * 1994-01-10 1995-07-12 Sun Microsystems, Inc. Method and apparatus for reducing power consumption in a computer system
US5721937A (en) * 1994-01-10 1998-02-24 Sun Microsystems, Inc. Method and apparatus for reducing power consumption in a computer system by placing the CPU in a low power mode
US5504910A (en) * 1994-02-02 1996-04-02 Advanced Micro Devices, Inc. Power management unit including software configurable state register and time-out counters for protecting against misbehaved software
EP0666527A1 (en) * 1994-02-02 1995-08-09 Advanced Micro Devices Inc. Power management unit for a computer system
EP0676685A2 (en) * 1994-04-05 1995-10-11 International Business Machines Corporation Method and system of power management for a data processing system
EP0676685A3 (en) * 1994-04-05 1997-03-26 Ibm Method and system of power management for a data processing system.
EP0676686A3 (en) * 1994-04-06 1997-01-29 Advanced Micro Devices Inc Power management architecture for computer systems.
EP0676686A2 (en) * 1994-04-06 1995-10-11 Advanced Micro Devices Inc. Power management architecture for computer systems
WO1995031029A2 (en) * 1994-05-10 1995-11-16 Apple Computer, Inc. A method and apparatus for controlling power for subsystems
WO1995031029A3 (en) * 1994-05-10 1996-03-07 Apple Computer A method and apparatus for controlling power for subsystems
US5752011A (en) * 1994-06-20 1998-05-12 Thomas; C. Douglas Method and system for controlling a processor's clock frequency in accordance with the processor's temperature
US6487668B2 (en) * 1994-06-20 2002-11-26 C. Douglass Thomas Thermal and power management to computer systems
US5974557A (en) * 1994-06-20 1999-10-26 Thomas; C. Douglass Method and system for performing thermal and power management for a computer
EP0701196A3 (en) * 1994-09-07 1996-07-31 Compaq Computer Corp Reducing power usage in a personal computer
EP0701194A1 (en) * 1994-09-07 1996-03-13 International Business Machines Corporation Power management processor for computer systems having suspend/resume capability
US5666541A (en) * 1994-09-07 1997-09-09 Compaq Computer Corporation Reducing power usage in a personal computer
US5675810A (en) * 1994-09-07 1997-10-07 Compaq Computer Corporation Reducing power usage in a personal computer
EP0701195A1 (en) * 1994-09-07 1996-03-13 International Business Machines Corporation A computer system with a ring detection facility to initiate a system wakeup procedure
US5669004A (en) * 1994-09-07 1997-09-16 Compaq Computer Corporation Reducing power usage in a personal computer
EP0727728A1 (en) * 1995-02-15 1996-08-21 International Business Machines Corporation Computer system power management
US5692204A (en) * 1995-02-15 1997-11-25 International Business Machines Corporation Method and apparatus for computer system power management
GB2306237A (en) * 1995-10-10 1997-04-30 Standard Microsyst Smc Controlling the power supply to processor-related devices
GB2306237B (en) * 1995-10-10 1997-11-12 Standard Microsyst Smc Apparatus for reducing power consumption in a processor-based system
US5708819A (en) * 1995-10-10 1998-01-13 Standard Microsystems Corporation Process and apparatus for generating power management events in a computer system
GB2335293B (en) * 1997-12-23 2003-02-26 Cogency Technology Inc Apparatus and method for reducing power consumption in a self-timed system
US6049882A (en) * 1997-12-23 2000-04-11 Lg Semicon Co., Ltd. Apparatus and method for reducing power consumption in a self-timed system
GB2335293A (en) * 1997-12-23 1999-09-15 Cogency Technology Inc Reducing power consumption in a self-timed system
FR2775530A1 (en) * 1998-01-30 1999-09-03 Siemens Ag Energy saving for control unit of LED display in motor vehicle
US6219217B1 (en) 1998-01-30 2001-04-17 Siemens Aktiengesellschaft Method for the energy-saving operation of a control unit
US6457134B1 (en) 1999-04-21 2002-09-24 Palm, Inc. Portable computer with differentiated time-out feature
WO2000063764A1 (en) * 1999-04-21 2000-10-26 Palm, Inc. Portable computer with differentiated time-out feature
GB2384882A (en) * 2001-09-28 2003-08-06 Lexar Media Inc Power management system for non-volatile memory acting as a disc storage device
GB2384882B (en) * 2001-09-28 2006-04-12 Lexar Media Inc Power management system
WO2003081407A1 (en) * 2002-03-27 2003-10-02 Nokia Corporation A method and a system for determining the power consumption in connection with an electronic device, and an electronic device
US7278033B2 (en) 2002-03-27 2007-10-02 Nokia Corporation Method and a system for determining the power consumption in connection with an electronic device, and an electronic device
USRE45542E1 (en) 2002-03-27 2015-06-02 Memory Technologies Llc Method and a system for determining the power consumption in connection with an electronic device, and an electronic device
US7925904B2 (en) 2002-08-15 2011-04-12 Htc Corporation Circuit and operating method for integrated interface of PDA and wireless communication system
US8417977B2 (en) 2002-08-15 2013-04-09 Htc Corporation Operating method for integrated interface of PDA and wireless communication system

Also Published As

Publication number Publication date Type
JPH03171317A (en) 1991-07-24 application
CA2024552A1 (en) 1991-03-09 application
GB9018259D0 (en) 1990-10-03 grant
GB2235797B (en) 1993-08-18 grant
DE4028175A1 (en) 1991-03-21 application

Similar Documents

Publication Publication Date Title
US6274949B1 (en) Back-up power accessory for a computer
US7058829B2 (en) Method and apparatus for a computing system having an active sleep mode CPU that uses the cache of a normal active mode CPU
US6938176B1 (en) Method and apparatus for power management of graphics processors and subsystems that allow the subsystems to respond to accesses when subsystems are idle
US5203000A (en) Power-up reset conditioned on direction of voltage change
US5249298A (en) Battery-initiated touch-sensitive power-up
US6212599B1 (en) Method and apparatus for a memory control system including a secondary controller for DRAM refresh during sleep mode
US4959774A (en) Shadow memory system for storing variable backup blocks in consecutive time periods
US7228441B2 (en) Multi-server and multi-CPU power management system and method
US5504908A (en) Power saving control system for computer system
US6738675B2 (en) Method, apparatus, and system to reduce microprocessor power dissipation
US5590343A (en) Touch-sensitive switching circuitry for power-up
US6816977B2 (en) Power reduction in computing devices using micro-sleep intervals
US5752045A (en) Power conservation in synchronous SRAM cache memory blocks of a computer system
US7454639B2 (en) Various apparatuses and methods for reduced power states in system memory
US5664201A (en) Drive control system for microprocessor according to operational state and ambient temperature condition thereof
US20080168285A1 (en) Methods and Systems for Power Management in a Data Processing System
US5566340A (en) Portable computer system with adaptive power control parameters
US6367022B1 (en) Power management fault strategy for automotive multimedia system
US5406064A (en) IC card and portable terminal
US20050071693A1 (en) Method and circuitry for controlling supply voltage in a data processing system
US5708820A (en) Network hibernation system for suspending and resuming operation of computer system operable in network environment in event of power failure or period of inactivity
US5944828A (en) Power supply controller in computer system for supplying backup power to volatile memory while the computer receives AC power
US6704877B2 (en) Dynamically changing the performance of devices in a computer platform
US6510525B1 (en) Method and apparatus to power up an integrated device from a low power state
US5974551A (en) Power supply device and a power supply method for a computer system

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19970820