GB2170649A - Sputtered silicon as an anti-reflective coating for metal layer lithography - Google Patents

Sputtered silicon as an anti-reflective coating for metal layer lithography Download PDF

Info

Publication number
GB2170649A
GB2170649A GB8522901A GB8522901A GB2170649A GB 2170649 A GB2170649 A GB 2170649A GB 8522901 A GB8522901 A GB 8522901A GB 8522901 A GB8522901 A GB 8522901A GB 2170649 A GB2170649 A GB 2170649A
Authority
GB
Grant status
Application
Patent type
Prior art keywords
layer
metal
silicon
photoresist
sputtered
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB8522901A
Other versions
GB8522901D0 (en )
Inventor
Tom Chi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/004Photosensitive materials
    • G03F7/09Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers
    • G03F7/091Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers characterised by antireflection means or light filtering or absorbing means, e.g. anti-halation, contrast enhancement
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0274Photolithographic processes
    • H01L21/0276Photolithographic processes using an anti-reflective coating

Abstract

A sputtered layer of silicon 16 as an anti-reflective coating (A.R.C.) is formed on a metal layer 12 on a semiconductor body 11 prior to patterning. The silicon, by absorbing light used to expose a photoresist layer 13, prevents the light from reflecting off the metal layer and undercutting the photoresist layer. The use of sputtered amorphous silicon eliminates the critical processing steps of A.R.C. bake and spray developing required by spin-on A.R.C.s. The process is performed at low temperature and metal and sputtered silicon are etched simultaneously. The metal layer may be aluminium or a refractory metal silicide. <IMAGE>

Description

SPECIFICATION Amorphous silicon as an anti-reflective coating for metal layer lithography BACKGROUND OF THE INVENTION 1. Field of the Invention This invention relates to the field of antireflective coatings for use in metal layer photolithography in conjunction with semiconductors.

Prior Art In the manufacture of semiconductor devices. it is desired to form conductive paths on the surface of the device. The prior art achieved this by forming a metal layer on the surface of the semiconductor body and patterning it using standard photomasking techniques. One problem with this prior art technique was the high reflectivity of the metal layer. In the patterning process, a layer of photoresist is coated on a metal layer and is then exposed to light to define the pattern of the conductors. The disadvantage of this method is the exposure of more photoresist than is desired. The incident light reflects off the metal layer at angles such that areas of photoresist adjacent to the desired area are exposed. In subsequent resist developing steps, an undercutting of the photoresist takes place, resulting in a wider opening than was desired.

The prior art attempted to solve this problem by the use of anti-reflective coatings (ARC). Materials used for ARCs include polyimide, Si3N4 and polysilicon. These substances all prevent undercutting of the photoresist layer by absorbing the light incident on the device, thus preventing it from reaching the metal layer and being reflected. However, these materials have created other disadvantages in the photolithography process. For example, SisN4 and polysilicon require high temperatures (350-400 C) for deposit, and promote the generation of hillocks in the metal layer. Additionally, the coating formed from these materials does not have a uniform thickness and generates an excess of particles.

Various spin-on polyimide ARCs have been tried, due to their simple application and low temperature processing. However, spin-on ARCs have a critical bake step which must be accurate to plus or minus 2 C, and a critical developing step requiring tighter control of spray developer. Also, the spin-ARC does not work well with all surface topographies.

It is an object of the present invention to provide an effective solution to the abovestated problems through the use of sputtered amorphous silicon as an ARC.

In Alameddine et al. U.S. Patent No.

4,239,810 the sputtering of amorphous silicon on a metal substrate is taught in conjunction with the manufacture of solar cells. However, Alameddine teaches the deposition of an N doped amorphous silicon layer followed by the application of an aluminum and a silicon layer.

There, the amorphous silicon layer is not used as an anti-reflective coating and is not being used to aid the photolithography process.

Higashi, et al. U.S. Patent No. 4,297,392 teaches the use ofa thin film ofamorphous silicon in the manufacture of a thin film photoconductor. Although it is noted that amorphous silicon will absorb light, its use as an anti-reflective coating in the photolithography process is not disclosed.

SUMMARY OF THE INVENTION By the use of thin sputtered silicon as an anti-reflective coating, notching and necking caused by resist undercutting problems in metal layer photolithography are avoided. The formation of thin layers of sputtered silicon (e.g., approximately 50 to 500 Angstroms) prior to the coating of the photoresist layer results in a perfect resist pattern and profile.

Beside being a low temperature process, the process is not sensitive to surface conditions or surface topography. As a further advantage, the sputtered silicon layer and the metal layer can be etched in one step. In the preferred embodiment of the present invention, amorphous silicon is used as the antireflective coating.

BRIEF DESCRIPTION OF THE DRA WINGS Figure 1 is a cross-sectional elevation view of a prior art semiconductor body with a layer of metal deposited and photoresist coated thereon.

Figure 2 is a perspective view of the body of Figure 1 after openings have been formed in the photoresist layer.

Figure 3 is a cross-sectional elevation of a semi-conductor body with a layer of metal and a layer of sputtered silicon deposited thereon.

Figure 4 illustrates the body of Figure 1 with a layer of photoresist coated thereon.

Figure 5 illustrates the body of Figure 4 after openings have been formed in the photoresist layer.

Figure 6 is a perspective view of the body of Figure 5 after the photoresist layer and the sputtered silicon layer have been removed.

DETAILED DESCRIPTION OF THE INVENTION An improvement in the process of metal layer lithography is described for the patterning of conductors on semiconductors which inhibits undercutting of the photoresist layer while maintaining broad process windows. In the following description, numerous specific details are set forth such as layer thickness, etc., in order to provide a thorough understanding of the present invention. It will be obvious to one skilled in the art however, that the invention may be practiced without the specific details. In other instances, well known processing steps have not been described in detail in order not to obscure the present invention in unnecessary detail.

Prior Art Photolithography Figures 1 and 2 show the process of photolithography as practiced in the prior art. In Figure 1, a metal layer 12 is formed on a substrate 11. Next a layer of photoresist 13 is formed on the metal layer. Light is then directed to certain areas of the photoresist layer 13 in order to form a pattern such that certain portions of the metal layer 12 can be selectively etched away leaving the conductor pattern that is desired for that device. However, as shown in Figure 1, the light entering the photoresist 13 strikes the metal layer 12 and is reflected off at angles into te adjoining photoresist 13 and exposes those portions.

After developing, the exposed portions of the photoresist layer 13 are removed, as in Figure 2. It can be seen that the edges of opening 15, instead of being normal to the metal layer 12, are undercut. This is due to the reflection of the incident light off the metal layer 12. When etching of the metal layer 12 is performed, the resulting strip of metal will be notched in the same manner as the photoresist layer 13. Because current density is related to area of the conducting surface, the resulting conductive strip may be subjected to current densities an order of magnitude greater than desired. This could result in poor performance or even failure of the device.

Working of the Present Invention As in the prior art, and as shown in Figure 3, a metal layer 12 is formed on a substrate 11. At this point, the present invention is applied. A thin coating of sputtered amorphous silicon 16 is formed on the metal layer 12. In the preferred embodiment of the present invention, this amorphous silicon layer 16 is approximately 50 to 500 Angstroms thick. This step is performed at room termperature. The temperature is low enough that the formation of hillocks in the metal layer is not promoted.

Hillocks, small bumps in the metal layer, can create stresses in the metal which canlead to cracking or void formation, both adversely affecting performance. Hillock formation is a problem with prior art nitride and polysilicon ARCs.

Next, the photoresist layer 13 of Figure 4 is formed on the silicon layer 16. No additional processing of the sputtered Si layer is required prior to the formation of the photoresist layer 13. Had a spin-#on ARC been employed, a critical bake step performed at 145 i 20C would have been necessary. The present invention has the advantage of fewer processing steps in general and no critical process steps involved in its application. The resist layer 13 is then baked and exposed in the same manner as if there were no ARC layer. As shown in Figure 4, light is directed to those portions of the photoresist layer 13 as will define the metal pattern. The layer of sputtered silicon 16, absorbs the incident light, preventing reflections back into the photoresist layer 13. Therefore, the profile of the pattern is exactly registered with the incident light.

The resist layer 13 is then developed and undergoes a hard bake. Resulting openings 17 and 18 of Figure 5 are defined in the resist layer 13. The developing step is performed exactly as if no sputtered Si layer had been applied, unlike prior art spinon ARCs, which necessitate a critical spray developing step. At this point the silicon 16 and the metal 12 layers are plasma etched simultaneously down to the surface of the substrate 11. The ability to etch both the sputtered Si layer and the metal layer simultaneously is a great advantage. When the metal layer is Aluminum, an oxide may form on its surface when exposed.

This aluminum oxide layer makes the etching process more difficult to control. Since there is no need to remove the Si layer prior to the metal etch, the metal surface remains covered, inhibiting oxide formation. Thus the metal etch can be accomplished with greater control.

Finally, the remaining resist layer 13 is removed and the remaining silicon layer 16 is stripped from the surface of the metal layer 12 of Figure 6, leaving the desired conductor pattern. The application of the present invention results in perfect patterning of the metal layer 12, with no notching of the patterned strips.

Both DC and RF sputter can be used in applying the silicon layer. Because the sputtering process is not sensitive to the surface topography, no metal line notching, bridging or necking is observed. Although the invention has been described in terms of the patterning of a metal layer, it is also effective in the patterning of refractory metal silicides.

Additional advantages of the present invention are improved metal electromigration and a broader processing window for reworks. During reworks, the sputtered Si is not effected by the photoresist stripper to the degree that prior art ARCs are. This makes stripping of the resist layer during reworks less of a critical step.

Thus, an improvement in metal layer photoli- thography has been described which prevents undercutting of the photoresist layer. By providing a sputtered layer of amorphous silicon, undercutting is eliminated and critical processing steps are avoided.

Claims (8)

1. An improvement in the process of forming a patterned conductive layer on semiconductor bodies by photolithography comprising the steps of: a. forming a layer of sputtered silicon on said conductive layer; b. forming a layer of photoresist on said layer of sputtered silicon, said layer of photoresist formed subsequent to the formation of said layer of sputtered silicon; c. forming a pattern in said conductive layer by said photolithography; whereby light incident to said body during said photolithography is inhibited from reflecting off of said conductive layer and exposing undesired portions of said photoresist layer.
2. The improvement as described in claim 1 wherein said silicon layer is approximately 50 to 500 Angstroms in thickness.
3. The improvement as described of claim 1 wherein said silicon layer is amorphous.
4. The improvement as defined in claim 1 wherein DC sputtering is utilized to form said silicon layer.
5. The improvement as defined in claim 1 wherein RF sputtering is used to form said silicon layer.
6. The improvement as defined in claim 1 wherein said conductive layer is metal.
7. The improvement as defined in claim 1 wherein said conductive layer is a refractory metal silicide.
8. An improvement in the process of forming a patterned conductive layer on semiconductor bodies by photolithography substantially as hereinbefore described with reference to the accompanying drawings.
GB8522901A 1985-01-18 1985-09-17 Amorphous silicon Withdrawn GB8522901D0 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US69337585 true 1985-01-18 1985-01-18

Publications (2)

Publication Number Publication Date
GB8522901D0 GB8522901D0 (en) 1985-10-23
GB2170649A true true GB2170649A (en) 1986-08-06

Family

ID=24784398

Family Applications (1)

Application Number Title Priority Date Filing Date
GB8522901A Withdrawn GB8522901D0 (en) 1985-01-18 1985-09-17 Amorphous silicon

Country Status (3)

Country Link
JP (1) JPS61171131A (en)
CN (1) CN85107650A (en)
GB (1) GB8522901D0 (en)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0272799A1 (en) * 1986-11-26 1988-06-29 Quick Technologies Ltd. Ablative etch resistant coating for laser personalization of integrated circuits
US4875971A (en) * 1987-04-05 1989-10-24 Elron Electronic Industries, Ltd. Fabrication of customized integrated circuits
US4924287A (en) * 1985-01-20 1990-05-08 Avner Pdahtzur Personalizable CMOS gate array device and technique
EP0367511A2 (en) * 1988-11-03 1990-05-09 Sgs-Thomson Microelectronics, Inc. Method for reducing the surface reflectance of a metal layer during semiconductor processing
EP0379604A1 (en) * 1989-01-23 1990-08-01 Siemens Aktiengesellschaft Process for fabrication of a silicon nitride layer as an anti-reflection layer in photolithography processes during the manufacture of high density semiconductor circuits
EP0470707A2 (en) * 1990-07-20 1992-02-12 AT&amp;T Corp. Method of patterning a layer
EP0491503A2 (en) * 1990-12-19 1992-06-24 AT&amp;T Corp. Method for depositing metal
DE4317925A1 (en) * 1992-06-09 1993-12-16 Mitsubishi Electric Corp Manufacturing method of a semiconductor device
EP0602841A2 (en) * 1992-12-16 1994-06-22 AT&amp;T Corp. Integrated circuit fabrication method
US5329152A (en) * 1986-11-26 1994-07-12 Quick Technologies Ltd. Ablative etch resistant coating for laser personalization of integrated circuits
US5926739A (en) * 1995-12-04 1999-07-20 Micron Technology, Inc. Semiconductor processing method of promoting photoresist adhesion to an outer substrate layer predominately comprising silicon nitride
WO1999046808A1 (en) * 1998-03-13 1999-09-16 Micron Technology, Inc. Selective wet etching of inorganic antireflective coatings
US5985771A (en) * 1998-04-07 1999-11-16 Micron Technology, Inc. Semiconductor wafer assemblies comprising silicon nitride, methods of forming silicon nitride, and methods of reducing stress on semiconductive wafers
US6300671B1 (en) 1998-04-07 2001-10-09 Micron Technology, Inc. Semiconductor wafer assemblies comprising photoresist over silicon nitride materials
US6316372B1 (en) 1998-04-07 2001-11-13 Micron Technology, Inc. Methods of forming a layer of silicon nitride in a semiconductor fabrication process
US6323139B1 (en) * 1995-12-04 2001-11-27 Micron Technology, Inc. Semiconductor processing methods of forming photoresist over silicon nitride materials
US6635530B2 (en) 1998-04-07 2003-10-21 Micron Technology, Inc. Methods of forming gated semiconductor assemblies
US8538220B2 (en) 2008-09-18 2013-09-17 Nitto Denko Corporation Manufacturing method of optical waveguide device and optical waveguide device obtained thereby

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02168626A (en) * 1988-09-13 1990-06-28 Mitsubishi Electric Corp Semiconductor device and its manufacture
JP2789969B2 (en) * 1992-11-12 1998-08-27 住友金属工業株式会社 A contact hole formation method of a semiconductor device
JP2005303051A (en) * 2004-04-13 2005-10-27 Ricoh Co Ltd Semiconductor device and manufacturing method thereof
CN102556947A (en) * 2011-12-14 2012-07-11 深圳市盛喜路科技有限公司 Production method of ion beam and ion beam modulating switch

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2129217A (en) * 1982-11-01 1984-05-10 Western Electric Co Photolithography
GB2145243A (en) * 1983-08-18 1985-03-20 Gen Electric Optical lithographic processes

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2129217A (en) * 1982-11-01 1984-05-10 Western Electric Co Photolithography
GB2145243A (en) * 1983-08-18 1985-03-20 Gen Electric Optical lithographic processes

Cited By (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4924287A (en) * 1985-01-20 1990-05-08 Avner Pdahtzur Personalizable CMOS gate array device and technique
US5329152A (en) * 1986-11-26 1994-07-12 Quick Technologies Ltd. Ablative etch resistant coating for laser personalization of integrated circuits
EP0272799A1 (en) * 1986-11-26 1988-06-29 Quick Technologies Ltd. Ablative etch resistant coating for laser personalization of integrated circuits
US4875971A (en) * 1987-04-05 1989-10-24 Elron Electronic Industries, Ltd. Fabrication of customized integrated circuits
EP0367511A2 (en) * 1988-11-03 1990-05-09 Sgs-Thomson Microelectronics, Inc. Method for reducing the surface reflectance of a metal layer during semiconductor processing
EP0367511A3 (en) * 1988-11-03 1991-07-24 Sgs-Thomson Microelectronics, Inc. Method for reducing the surface reflectance of a metal layer during semiconductor processing
EP0379604A1 (en) * 1989-01-23 1990-08-01 Siemens Aktiengesellschaft Process for fabrication of a silicon nitride layer as an anti-reflection layer in photolithography processes during the manufacture of high density semiconductor circuits
EP0470707A2 (en) * 1990-07-20 1992-02-12 AT&amp;T Corp. Method of patterning a layer
EP0470707A3 (en) * 1990-07-20 1992-03-04 AT&amp;T Corp. Method of patterning a layer
EP0491503A2 (en) * 1990-12-19 1992-06-24 AT&amp;T Corp. Method for depositing metal
US5807760A (en) * 1990-12-19 1998-09-15 Lucent Technologies Inc. Method of despositing an aluminum-rich layer
EP0491503A3 (en) * 1990-12-19 1992-07-22 AT&amp;T Corp. Method for depositing metal
US6136159A (en) * 1990-12-19 2000-10-24 Lucent Technologies Inc. Method for depositing metal
DE4317925A1 (en) * 1992-06-09 1993-12-16 Mitsubishi Electric Corp Manufacturing method of a semiconductor device
EP0602841A2 (en) * 1992-12-16 1994-06-22 AT&amp;T Corp. Integrated circuit fabrication method
EP0602841A3 (en) * 1992-12-16 1997-02-19 At & T Corp Integrated circuit fabrication method.
US6323139B1 (en) * 1995-12-04 2001-11-27 Micron Technology, Inc. Semiconductor processing methods of forming photoresist over silicon nitride materials
US6693345B2 (en) 1995-12-04 2004-02-17 Micron Technology, Inc. Semiconductor wafer assemblies comprising photoresist over silicon nitride materials
US7057263B2 (en) 1995-12-04 2006-06-06 Micron Technology, Inc. Semiconductor wafer assemblies comprising photoresist over silicon nitride materials
US6451504B2 (en) 1995-12-04 2002-09-17 Micron Technology, Inc. Semiconductor processing method of promoting photoresist adhesion to an outer substrate layer predominately comprising silicon nitride
US5926739A (en) * 1995-12-04 1999-07-20 Micron Technology, Inc. Semiconductor processing method of promoting photoresist adhesion to an outer substrate layer predominately comprising silicon nitride
US6297171B1 (en) 1995-12-04 2001-10-02 Micron Technology Inc. Semiconductor processing method of promoting photoresist adhesion to an outer substrate layer predominately comprising silicon nitride
US6417559B1 (en) 1995-12-04 2002-07-09 Micron Technology, Inc. Semiconductor wafer assemblies comprising photoresist over silicon nitride materials
US5981401A (en) * 1998-03-13 1999-11-09 Micron Technology, Inc. Method for selective etching of anitreflective coatings
WO1999046808A1 (en) * 1998-03-13 1999-09-16 Micron Technology, Inc. Selective wet etching of inorganic antireflective coatings
US6093956A (en) * 1998-04-07 2000-07-25 Micron Technology, Inc. Semiconductor wafer assemblies comprising silicon nitride, methods of forming silicon nitride, and methods of reducing stress on semiconductive wafers
US6326321B1 (en) 1998-04-07 2001-12-04 Micron Technology, Inc. Methods of forming a layer of silicon nitride in semiconductor fabrication processes
US6316372B1 (en) 1998-04-07 2001-11-13 Micron Technology, Inc. Methods of forming a layer of silicon nitride in a semiconductor fabrication process
US6429151B1 (en) 1998-04-07 2002-08-06 Micron Technology, Inc. Semiconductor wafer assemblies comprising silicon nitride, methods of forming silicon nitride, and methods of reducing stress on semiconductive wafers
US6300253B1 (en) 1998-04-07 2001-10-09 Micron Technology, Inc. Semiconductor processing methods of forming photoresist over silicon nitride materials, and semiconductor wafer assemblies comprising photoresist over silicon nitride materials
US6461985B1 (en) 1998-04-07 2002-10-08 Micron Technology, Inc. Semiconductor wafer assemblies comprising silicon nitride, methods of forming silicon nitride, and methods of reducing stress on semiconductive wafers
US6635530B2 (en) 1998-04-07 2003-10-21 Micron Technology, Inc. Methods of forming gated semiconductor assemblies
US6670288B1 (en) 1998-04-07 2003-12-30 Micron Technology, Inc. Methods of forming a layer of silicon nitride in a semiconductor fabrication process
US6677661B1 (en) 1998-04-07 2004-01-13 Micron Technology, Inc. Semiconductive wafer assemblies
US6300671B1 (en) 1998-04-07 2001-10-09 Micron Technology, Inc. Semiconductor wafer assemblies comprising photoresist over silicon nitride materials
US6756634B2 (en) 1998-04-07 2004-06-29 Micron Technology, Inc. Gated semiconductor assemblies
US5985771A (en) * 1998-04-07 1999-11-16 Micron Technology, Inc. Semiconductor wafer assemblies comprising silicon nitride, methods of forming silicon nitride, and methods of reducing stress on semiconductive wafers
US7141850B2 (en) 1998-04-07 2006-11-28 Micron Technology, Inc. Gated semiconductor assemblies and methods of forming gated semiconductor assemblies
US8538220B2 (en) 2008-09-18 2013-09-17 Nitto Denko Corporation Manufacturing method of optical waveguide device and optical waveguide device obtained thereby

Also Published As

Publication number Publication date Type
JPS61171131A (en) 1986-08-01 application
CN85107650A (en) 1986-07-16 application
GB8522901D0 (en) 1985-10-23 grant

Similar Documents

Publication Publication Date Title
US3657029A (en) Platinum thin-film metallization method
US5098860A (en) Method of fabricating high-density interconnect structures having tantalum/tantalum oxide layers
US6214637B1 (en) Method of forming a photoresist pattern on a semiconductor substrate using an anti-reflective coating deposited using only a hydrocarbon based gas
US5700626A (en) Method for forming multi-layer resist pattern
US4092442A (en) Method of depositing thin films utilizing a polyimide mask
US5034348A (en) Process for forming refractory metal silicide layers of different thicknesses in an integrated circuit
US5158910A (en) Process for forming a contact structure
US6087269A (en) Method of making an interconnect using a tungsten hard mask
US5338702A (en) Method for fabricating tungsten local interconnections in high density CMOS
US4267012A (en) Process for patterning metal connections on a semiconductor structure by using a tungsten-titanium etch resistant layer
US4070501A (en) Forming self-aligned via holes in thin film interconnection systems
US5670298A (en) Method of forming a metal pattern in manufacturing a semiconductor device
US5143820A (en) Method for fabricating high circuit density, self-aligned metal linens to contact windows
US4689113A (en) Process for forming planar chip-level wiring
US6156485A (en) Film scheme to solve high aspect ratio metal etch masking layer selectivity and improve photo I-line PR resolution capability in quarter-micron technology
US5707883A (en) Method for manufacturing a semiconductor device using antireflection coating
US5023203A (en) Method of patterning fine line width semiconductor topology using a spacer
US4004044A (en) Method for forming patterned films utilizing a transparent lift-off mask
US5665641A (en) Method to prevent formation of defects during multilayer interconnect processing
US6645851B1 (en) Method of forming planarized coatings on contact hole patterns of various duty ratios
US5950106A (en) Method of patterning a metal substrate using spin-on glass as a hard mask
US4045302A (en) Multilevel metallization process
US4948459A (en) Method of enabling electrical connection to a substructure forming part of an electronic device
US5633210A (en) Method for forming damage free patterned layers adjoining the edges of high step height apertures
US6291137B1 (en) Sidewall formation for sidewall patterning of sub 100 nm structures

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)