GB1580173A - Memory addressing apparatus - Google Patents

Memory addressing apparatus Download PDF

Info

Publication number
GB1580173A
GB1580173A GB1066477A GB1066477A GB1580173A GB 1580173 A GB1580173 A GB 1580173A GB 1066477 A GB1066477 A GB 1066477A GB 1066477 A GB1066477 A GB 1066477A GB 1580173 A GB1580173 A GB 1580173A
Authority
GB
United Kingdom
Prior art keywords
address
memory
rom
translator
digits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB1066477A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Sperry Rand Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sperry Rand Corp filed Critical Sperry Rand Corp
Publication of GB1580173A publication Critical patent/GB1580173A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G1/00—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data
    • G09G1/02—Storage circuits
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Remote Sensing (AREA)
  • Radar, Positioning & Navigation (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Storage Device Security (AREA)
  • Digital Computer Display Output (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
GB1066477A 1976-03-15 1977-03-14 Memory addressing apparatus Expired GB1580173A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US66680476A 1976-03-15 1976-03-15

Publications (1)

Publication Number Publication Date
GB1580173A true GB1580173A (en) 1980-11-26

Family

ID=24675556

Family Applications (1)

Application Number Title Priority Date Filing Date
GB1066477A Expired GB1580173A (en) 1976-03-15 1977-03-14 Memory addressing apparatus

Country Status (5)

Country Link
JP (1) JPS52122627U (enrdf_load_stackoverflow)
DE (1) DE2710602C3 (enrdf_load_stackoverflow)
FR (1) FR2344927A1 (enrdf_load_stackoverflow)
GB (1) GB1580173A (enrdf_load_stackoverflow)
IT (1) IT1084020B (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4117470A (en) * 1976-10-08 1978-09-26 Data General Corporation Data bit compression system
FR2463453A1 (fr) * 1979-05-23 1981-02-20 Signalisation Continental Procede et dispositif pour l'adressage d'une memoire d'image dans un systeme de teletexte

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3955189A (en) * 1974-07-24 1976-05-04 Lear Siegler Data display terminal having data storage and transfer apparatus employing matrix notation addressing
GB1513179A (en) * 1975-11-17 1978-06-07 British Broadcasting Corp Data display apparatus

Also Published As

Publication number Publication date
DE2710602C3 (de) 1979-05-23
IT1084020B (it) 1985-05-25
JPS52122627U (enrdf_load_stackoverflow) 1977-09-17
DE2710602A1 (de) 1977-09-22
FR2344927B1 (enrdf_load_stackoverflow) 1982-05-14
FR2344927A1 (fr) 1977-10-14
DE2710602B2 (enrdf_load_stackoverflow) 1978-09-14

Similar Documents

Publication Publication Date Title
US3980874A (en) Binary to modulo M translation
US4128875A (en) Optional virtual memory system
US4845664A (en) On-chip bit reordering structure
US4287566A (en) Array processor with parallel operations per instruction
US4598372A (en) Apparatus and method of smoothing MAPS compressed image data
US3226694A (en) Interrupt system
US4085447A (en) Right justified mask transfer apparatus
Phelps et al. Kernels of nonlinear Hamming codes
KR19990044585A (ko) 연속적으로 동작하는 디지털 메모리의 특정 라인에 대한 점프형 어드레싱 장치
JPH0588011B2 (enrdf_load_stackoverflow)
US5218647A (en) Method to convert between 2 color space on a 32 bit μ-processor
US4768159A (en) Squared-radix discrete Fourier transform
US4152697A (en) Parallel run-length decoder
US3524976A (en) Binary coded decimal to binary conversion
US4128872A (en) High speed data shifter array
KR950009434A (ko) 순환 여유검사(crc) 동기 장치
US4856004A (en) Microprocessor based BCH decoder
GB1580173A (en) Memory addressing apparatus
US20080195823A1 (en) Method and apparatus for convolutional interleaving/de-interleaving technique
US5355462A (en) Processor data memory address generator
JPS6315619B2 (enrdf_load_stackoverflow)
US5412740A (en) Signal processing system having reduced memory space
US4974188A (en) Address sequence generation by means of reverse carry addition
KR0139699B1 (ko) 이산 코사인 변환장치
US3311888A (en) Method and apparatus for addressing a memory

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee