GB1230021A - - Google Patents
Info
- Publication number
- GB1230021A GB1230021A GB1230021DA GB1230021A GB 1230021 A GB1230021 A GB 1230021A GB 1230021D A GB1230021D A GB 1230021DA GB 1230021 A GB1230021 A GB 1230021A
- Authority
- GB
- United Kingdom
- Prior art keywords
- flip
- flop
- inputs
- input
- mod
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000002401 inhibitory effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
- H03K3/0372—Bistable circuits of the master-slave type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/80—Pulse counters comprising counting chains; Frequency dividers comprising counting chains using semiconductor devices having only two electrodes, e.g. tunnel diode, multi-layer diode
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
Landscapes
- Logic Circuits (AREA)
- Shift Register Type Memory (AREA)
- Manipulation Of Pulses (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE1537298A DE1537298B2 (de) | 1967-10-21 | 1967-10-21 | Bistabile Kippstufe mit Vielfacheingängen |
| DEP0043235 | 1967-10-21 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1230021A true GB1230021A (US07321065-20080122-C00020.png) | 1971-04-28 |
Family
ID=25752766
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB1230021D Expired GB1230021A (US07321065-20080122-C00020.png) | 1967-10-21 | 1968-10-18 |
Country Status (5)
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4394769A (en) * | 1981-06-15 | 1983-07-19 | Hughes Aircraft Company | Dual modulus counter having non-inverting feedback |
| JPS61253918A (ja) * | 1985-05-02 | 1986-11-11 | Fujitsu Ltd | 論理回路 |
| CN102355237A (zh) * | 2011-08-02 | 2012-02-15 | 江苏大学 | 一种多输入-多时钟维持阻塞型jk触发器 |
| CN102355235B (zh) * | 2011-08-02 | 2014-12-24 | 江苏大学 | 一种多输入-多时钟维持阻塞型d触发器 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3435257A (en) * | 1965-05-17 | 1969-03-25 | Burroughs Corp | Threshold biased control circuit for trailing edge triggered flip-flops |
| US3407389A (en) * | 1965-09-24 | 1968-10-22 | Navy Usa | Input buffer |
| US3424928A (en) * | 1966-09-13 | 1969-01-28 | Motorola Inc | Clocked r-s flip-flop |
| US3541356A (en) * | 1967-09-20 | 1970-11-17 | Philips Corp | Rs,jk flip-flop building block for logical circuits |
-
1967
- 1967-10-21 DE DE1537298A patent/DE1537298B2/de not_active Withdrawn
-
1968
- 1968-10-18 GB GB1230021D patent/GB1230021A/en not_active Expired
- 1968-10-21 BE BE722668D patent/BE722668A/xx unknown
- 1968-10-21 FR FR1589615D patent/FR1589615A/fr not_active Expired
-
1971
- 1971-07-28 US US00166983A patent/US3714472A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| FR1589615A (US07321065-20080122-C00020.png) | 1970-03-31 |
| DE1537298A1 (de) | 1969-12-18 |
| US3714472A (en) | 1973-01-30 |
| DE1537298B2 (de) | 1975-06-12 |
| BE722668A (US07321065-20080122-C00020.png) | 1969-04-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4611337A (en) | Minimal logic synchronous up/down counter implementations for CMOS | |
| US4323982A (en) | Logic circuit arrangement in the integrated MOS-circuitry technique | |
| GB1101851A (en) | Generalized logic circuitry | |
| US3932734A (en) | Binary parallel adder employing high speed gating circuitry | |
| US5327019A (en) | Double edge single data flip-flop circuitry | |
| US3349332A (en) | Electronic counter for counting in the gray code binary pulses | |
| GB1249762A (en) | Improvements relating to priority circuits | |
| US3588461A (en) | Counter for electrical pulses | |
| GB1044726A (en) | Asynchronous counting devices | |
| GB1259061A (US07321065-20080122-C00020.png) | ||
| US3548319A (en) | Synchronous digital counter | |
| GB1230021A (US07321065-20080122-C00020.png) | ||
| US3345574A (en) | Ring-counter employing plural andgates per stage that simultaneously connect associated and subsequent stages to avoid switching delay | |
| US2998192A (en) | Computer register | |
| US3030581A (en) | Electronic counter | |
| US2970761A (en) | Digit indicator | |
| US3075091A (en) | Data latching systems | |
| US3090943A (en) | Serial digital data processing circuit | |
| GB1106869A (en) | Static binary counter | |
| US3600686A (en) | Binary pulse rate multipliers | |
| GB1203730A (en) | Binary arithmetic unit | |
| GB1454190A (en) | Logical arrays | |
| Waite | The production of completion signals by asynchronous, iterative networks | |
| US3084286A (en) | Binary counter | |
| US4053793A (en) | Modular logic circuit for performing different logic functions |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed [section 19, patents act 1949] | ||
| PLNP | Patent lapsed through nonpayment of renewal fees |