FR2475320B1 - - Google Patents
Info
- Publication number
- FR2475320B1 FR2475320B1 FR8101862A FR8101862A FR2475320B1 FR 2475320 B1 FR2475320 B1 FR 2475320B1 FR 8101862 A FR8101862 A FR 8101862A FR 8101862 A FR8101862 A FR 8101862A FR 2475320 B1 FR2475320 B1 FR 2475320B1
- Authority
- FR
- France
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
- G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Television Signal Processing For Recording (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/117,881 US4356518A (en) | 1980-02-01 | 1980-02-01 | High frequency digital PCM decoding apparatus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR2475320A1 FR2475320A1 (fr) | 1981-08-07 |
| FR2475320B1 true FR2475320B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1984-12-21 |
Family
ID=22375328
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR8101862A Granted FR2475320A1 (fr) | 1980-02-01 | 1981-01-30 | Appareil de decodage de signaux numeriques a modulation par impulsions codees a haute frequence |
Country Status (8)
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4586091A (en) * | 1984-05-03 | 1986-04-29 | Kalhas Oracle, Inc. | System and method for high density data recording |
| US5088077A (en) * | 1988-11-10 | 1992-02-11 | Ampex Corporation | Synchronization of record media transports and tracking adjustment |
| JPH0434768A (ja) * | 1990-05-31 | 1992-02-05 | Sony Corp | クロツク抽出回路 |
| US5193164A (en) * | 1990-10-22 | 1993-03-09 | Eastman Kodak Company | Data deskewing apparatus utilizing bank switched random access memories |
| US6720003B2 (en) * | 2001-02-16 | 2004-04-13 | Andrx Corporation | Serotonin reuptake inhibitor formulations |
| EP1860808A1 (en) * | 2006-05-25 | 2007-11-28 | STMicroelectronics (Research & Development) Limited | Frame synchronization and clock recovery using preamble data that violates a bi-phase mark coding rule |
| US8699338B2 (en) * | 2008-08-29 | 2014-04-15 | Nxp B.V. | Signal processing arrangement and method with adaptable signal reproduction rate |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE1462540C3 (de) * | 1964-10-31 | 1974-03-28 | Fujitsu Ltd., Kawasaki, Kanagawa (Japan) | Schaltungsanordnung zur Erzeugung von Gleichlaufsignalen in einem selbstsynchronisierenden Übertragungssystem |
| US3623075A (en) * | 1969-10-16 | 1971-11-23 | Motorola Inc | Asynchronous data decoder |
| US3747079A (en) * | 1971-06-01 | 1973-07-17 | Ibm | Reducing dead-tracking in recording systems |
| GB1368068A (en) * | 1971-10-20 | 1974-09-25 | Post Office | Digital communication systems |
| JPS4891964A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1972-03-08 | 1973-11-29 | ||
| DE2216259A1 (de) * | 1972-04-05 | 1973-10-18 | Licentia Gmbh | Schaltungsanordnung zum ableiten der traegerfrequenz aus den empfangenen signalen in einem vierphasen-demodulator |
| DE2223125A1 (de) * | 1972-05-12 | 1973-11-22 | Bosch Gmbh Robert | Verfahren zum erkennen des jeweiligen binaerwertes binaer codierter informationen |
| JPS4913323A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1972-05-22 | 1974-02-05 | ||
| JPS4929614A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1972-07-10 | 1974-03-16 | ||
| US3810234A (en) * | 1972-08-21 | 1974-05-07 | Memorex Corp | Data recovery circuit |
| US4037257A (en) * | 1976-02-02 | 1977-07-19 | Xerox Corporation | Data clock separator with missing clock detect |
| US4027335A (en) * | 1976-03-19 | 1977-05-31 | Ampex Corporation | DC free encoding for data transmission system |
| US4180701A (en) * | 1977-01-28 | 1979-12-25 | Ampex Corporation | Phase lock loop for data decoder clock generator |
| US4109236A (en) * | 1977-06-17 | 1978-08-22 | Honeywell Information Systems Inc. | Apparatus for digital data recovery from mass storage devices |
| DE2823343B1 (de) * | 1978-05-29 | 1979-08-16 | Siemens Ag | Verfahren und Anordnung zur Taktsignalrueckgewinnung bei digitaler Signaluebertragung |
-
1980
- 1980-02-01 US US06/117,881 patent/US4356518A/en not_active Expired - Lifetime
-
1981
- 1981-01-29 DE DE19813102944 patent/DE3102944A1/de not_active Ceased
- 1981-01-30 CA CA000369833A patent/CA1181154A/en not_active Expired
- 1981-01-30 NL NL8100456A patent/NL8100456A/nl not_active Application Discontinuation
- 1981-01-30 IT IT47676/81A patent/IT1170672B/it active
- 1981-01-30 FR FR8101862A patent/FR2475320A1/fr active Granted
- 1981-01-30 GB GB8102814A patent/GB2068692B/en not_active Expired
- 1981-02-02 JP JP1422581A patent/JPS56156912A/ja active Pending
-
1984
- 1984-01-12 GB GB08400745A patent/GB2139048B/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| IT8147676A0 (it) | 1981-01-30 |
| CA1181154A (en) | 1985-01-15 |
| JPS56156912A (en) | 1981-12-03 |
| DE3102944A1 (de) | 1982-01-07 |
| US4356518A (en) | 1982-10-26 |
| IT1170672B (it) | 1987-06-03 |
| FR2475320A1 (fr) | 1981-08-07 |
| GB2139048B (en) | 1985-04-03 |
| GB2139048A (en) | 1984-10-31 |
| GB2068692B (en) | 1985-02-13 |
| NL8100456A (nl) | 1981-09-01 |
| GB8400745D0 (en) | 1984-02-15 |
| GB2068692A (en) | 1981-08-12 |
Similar Documents
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| ST | Notification of lapse |