|
US4320455A
(en)
*
|
1978-01-09 |
1982-03-16 |
Honeywell Information Systems Inc. |
Queue structure for a data processing system
|
|
US4339796A
(en)
*
|
1978-06-30 |
1982-07-13 |
International Business Machines Corporation |
System for generating a plurality of different addresses for a working memory of a microcontroller during execution of certain instructions
|
|
US4435758A
(en)
|
1980-03-10 |
1984-03-06 |
International Business Machines Corporation |
Method for conditional branch execution in SIMD vector processors
|
|
US4589065A
(en)
*
|
1983-06-30 |
1986-05-13 |
International Business Machines Corporation |
Mechanism for implementing one machine cycle executable trap instructions in a primitive instruction set computing system
|
|
US4654789A
(en)
*
|
1984-04-04 |
1987-03-31 |
Honeywell Information Systems Inc. |
LSI microprocessor chip with backward pin compatibility
|
|
US4677548A
(en)
*
|
1984-09-26 |
1987-06-30 |
Honeywell Information Systems Inc. |
LSI microprocessor chip with backward pin compatibility and forward expandable functionality
|
|
US4719565A
(en)
*
|
1984-11-01 |
1988-01-12 |
Advanced Micro Devices, Inc. |
Interrupt and trap handling in microprogram sequencer
|
|
JPS6362039A
(ja)
*
|
1986-09-03 |
1988-03-18 |
Mitsubishi Electric Corp |
計算機
|
|
US5210832A
(en)
*
|
1986-10-14 |
1993-05-11 |
Amdahl Corporation |
Multiple domain emulation system with separate domain facilities which tests for emulated instruction exceptions before completion of operand fetch cycle
|
|
GB2197506A
(en)
*
|
1986-10-27 |
1988-05-18 |
Burr Brown Ltd |
Providing and handling break points in a software monitor
|
|
WO1990010768A1
(en)
*
|
1989-03-13 |
1990-09-20 |
Binda Nominees Pty Ltd |
Tile clip, apparatus and installation method
|
|
US5463778A
(en)
*
|
1989-11-16 |
1995-10-31 |
Texas Instruments Incorporated |
User controlled trap handler
|
|
US5327567A
(en)
*
|
1989-11-16 |
1994-07-05 |
Texas Instruments Incorporated |
Method and system for returning emulated results from a trap handler
|
|
US5321834A
(en)
*
|
1989-11-28 |
1994-06-14 |
Xerox Corporation |
Method and system for reclaiming unreferenced computer memory space
|
|
US5278985A
(en)
*
|
1990-10-31 |
1994-01-11 |
Hewlett-Packard Company |
Software method for implementing dismissible instructions on a computer
|
|
US5784550A
(en)
*
|
1996-10-29 |
1998-07-21 |
Hewlett-Packard Company |
Method for enhanced functional testing of a processor using dynamic trap handlers
|
|
US5828830A
(en)
*
|
1996-10-30 |
1998-10-27 |
Sun Microsystems, Inc. |
Method and system for priortizing and filtering traps from network devices
|
|
US6253317B1
(en)
*
|
1997-01-09 |
2001-06-26 |
Sun Microsystems, Inc. |
Method and apparatus for providing and handling traps
|
|
US6128641A
(en)
*
|
1997-09-12 |
2000-10-03 |
Siemens Aktiengesellschaft |
Data processing unit with hardware assisted context switching capability
|
|
US6401155B1
(en)
*
|
1998-12-22 |
2002-06-04 |
Philips Electronics North America Corporation |
Interrupt/software-controlled thread processing
|
|
US6275749B1
(en)
|
1998-12-22 |
2001-08-14 |
Philips Electronics North America Corporation |
Interrupt-controlled thread processing
|
|
US6631463B1
(en)
*
|
1999-11-08 |
2003-10-07 |
International Business Machines Corporation |
Method and apparatus for patching problematic instructions in a microprocessor using software interrupts
|
|
US20030005268A1
(en)
*
|
2001-06-01 |
2003-01-02 |
Catherwood Michael I. |
Find first bit value instruction
|
|
US20030005269A1
(en)
*
|
2001-06-01 |
2003-01-02 |
Conner Joshua M. |
Multi-precision barrel shifting
|
|
US6934728B2
(en)
*
|
2001-06-01 |
2005-08-23 |
Microchip Technology Incorporated |
Euclidean distance instructions
|
|
US6976158B2
(en)
*
|
2001-06-01 |
2005-12-13 |
Microchip Technology Incorporated |
Repeat instruction with interrupt
|
|
US6937084B2
(en)
*
|
2001-06-01 |
2005-08-30 |
Microchip Technology Incorporated |
Processor with dual-deadtime pulse width modulation generator
|
|
US7020788B2
(en)
*
|
2001-06-01 |
2006-03-28 |
Microchip Technology Incorporated |
Reduced power option
|
|
US7007172B2
(en)
*
|
2001-06-01 |
2006-02-28 |
Microchip Technology Incorporated |
Modified Harvard architecture processor having data memory space mapped to program memory space with erroneous execution protection
|
|
US20020184566A1
(en)
*
|
2001-06-01 |
2002-12-05 |
Michael Catherwood |
Register pointer trap
|
|
US7467178B2
(en)
*
|
2001-06-01 |
2008-12-16 |
Microchip Technology Incorporated |
Dual mode arithmetic saturation processing
|
|
US20030028696A1
(en)
*
|
2001-06-01 |
2003-02-06 |
Michael Catherwood |
Low overhead interrupt
|
|
US6952711B2
(en)
*
|
2001-06-01 |
2005-10-04 |
Microchip Technology Incorporated |
Maximally negative signed fractional number multiplication
|
|
US7003543B2
(en)
*
|
2001-06-01 |
2006-02-21 |
Microchip Technology Incorporated |
Sticky z bit
|
|
US6985986B2
(en)
*
|
2001-06-01 |
2006-01-10 |
Microchip Technology Incorporated |
Variable cycle interrupt disabling
|
|
US20030023836A1
(en)
*
|
2001-06-01 |
2003-01-30 |
Michael Catherwood |
Shadow register array control instructions
|
|
US6975679B2
(en)
*
|
2001-06-01 |
2005-12-13 |
Microchip Technology Incorporated |
Configuration fuses for setting PWM options
|
|
CA2383832A1
(en)
*
|
2002-04-24 |
2003-10-24 |
Ibm Canada Limited-Ibm Canada Limitee |
System and method for intelligent trap analysis
|
|
US20040006619A1
(en)
*
|
2002-07-02 |
2004-01-08 |
Fujitsu Network Communications, Inc. |
Structure for event reporting in SNMP systems
|
|
US7770169B2
(en)
*
|
2004-05-17 |
2010-08-03 |
Oracle America, Inc. |
Thread rendezvous for read-only code in an object-oriented computing environment
|
