FI851738A0 - Foerhandsupptagningssystem av en order foer villkorlig hoppinstruktion i en centralprocessorenhet. - Google Patents

Foerhandsupptagningssystem av en order foer villkorlig hoppinstruktion i en centralprocessorenhet.

Info

Publication number
FI851738A0
FI851738A0 FI851738A FI851738A FI851738A0 FI 851738 A0 FI851738 A0 FI 851738A0 FI 851738 A FI851738 A FI 851738A FI 851738 A FI851738 A FI 851738A FI 851738 A0 FI851738 A0 FI 851738A0
Authority
FI
Finland
Prior art keywords
villkorlig
hoppinstruktion
foerhandsupptagningssystem
centralprocessorenhet
foer
Prior art date
Application number
FI851738A
Other languages
English (en)
Other versions
FI851738L (fi
Inventor
William F Bruckert
Tryggve Fossum
Jr John A Derosa
Richard E Glackemeyer
Allan E Helenius
John C Manton
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of FI851738A0 publication Critical patent/FI851738A0/fi
Publication of FI851738L publication Critical patent/FI851738L/fi

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802Instruction prefetching
    • G06F9/3804Instruction prefetching for branches, e.g. hedging, branch folding
FI851738A 1984-05-21 1985-05-02 Foerhandsupptagningssystem av en order foer villkorlig hoppinstruktion i en centralprocessorenhet. FI851738L (fi)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/612,621 US4742451A (en) 1984-05-21 1984-05-21 Instruction prefetch system for conditional branch instruction for central processor unit

Publications (2)

Publication Number Publication Date
FI851738A0 true FI851738A0 (fi) 1985-05-02
FI851738L FI851738L (fi) 1985-11-22

Family

ID=24453941

Family Applications (1)

Application Number Title Priority Date Filing Date
FI851738A FI851738L (fi) 1984-05-21 1985-05-02 Foerhandsupptagningssystem av en order foer villkorlig hoppinstruktion i en centralprocessorenhet.

Country Status (9)

Country Link
US (1) US4742451A (fi)
EP (1) EP0162778B1 (fi)
JP (1) JPS6158044A (fi)
AU (1) AU576858B2 (fi)
CA (1) CA1226958A (fi)
DE (1) DE3586899T2 (fi)
DK (1) DK221585A (fi)
FI (1) FI851738L (fi)
IE (1) IE851252L (fi)

Families Citing this family (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0776917B2 (ja) * 1984-12-29 1995-08-16 ソニー株式会社 マイクロコンピユ−タ
CA1285657C (en) * 1986-01-29 1991-07-02 Douglas W. Clark Apparatus and method for execution of branch instructions
US4991080A (en) * 1986-03-13 1991-02-05 International Business Machines Corporation Pipeline processing apparatus for executing instructions in three streams, including branch stream pre-execution processor for pre-executing conditional branch instructions
JPS6393041A (ja) * 1986-10-07 1988-04-23 Mitsubishi Electric Corp 計算機
JPS63245525A (ja) * 1987-03-31 1988-10-12 Toshiba Corp マイクロプログラム処理装置
US5134561A (en) * 1987-07-20 1992-07-28 International Business Machines Corporation Computer system with logic for writing instruction identifying data into array control lists for precise post-branch recoveries
US5097411A (en) * 1987-08-13 1992-03-17 Digital Equipment Corporation Graphics workstation for creating graphics data structure which are stored retrieved and displayed by a graphics subsystem for competing programs
US5251322A (en) * 1987-08-13 1993-10-05 Digital Equipment Corporation Method of operating a computer graphics system including asynchronously traversing its nodes
JP2583525B2 (ja) * 1987-09-30 1997-02-19 健 坂村 データ処理装置
JP2723238B2 (ja) * 1988-01-18 1998-03-09 株式会社東芝 情報処理装置
US5522053A (en) * 1988-02-23 1996-05-28 Mitsubishi Denki Kabushiki Kaisha Branch target and next instruction address calculation in a pipeline processor
JPH01283635A (ja) * 1988-05-11 1989-11-15 Nec Corp バッファ制御回路
GB8817912D0 (en) * 1988-07-27 1988-09-01 Int Computers Ltd Data processing apparatus
US5101341A (en) * 1988-08-25 1992-03-31 Edgcore Technology, Inc. Pipelined system for reducing instruction access time by accumulating predecoded instruction bits a FIFO
US5050068A (en) * 1988-10-03 1991-09-17 Duke University Method and apparatus for using extracted program flow information to prepare for execution multiple instruction streams
DE68927292T2 (de) * 1988-11-25 1997-05-07 Nec Corp Mikrorechner, geeignet zur Schnellverarbeitung eines Verzweigungsbefehlskodes
EP0375339A3 (en) * 1988-12-20 1992-02-19 Fujitsu Limited Image processing apparatus and a system using the same
US5127091A (en) * 1989-01-13 1992-06-30 International Business Machines Corporation System for reducing delay in instruction execution by executing branch instructions in separate processor while dispatching subsequent instructions to primary processor
JPH02306341A (ja) * 1989-02-03 1990-12-19 Nec Corp マイクロプロセッサ
JP2680899B2 (ja) * 1989-08-28 1997-11-19 日本電気株式会社 情報処理装置及びその制御方法
DE69032897T2 (de) * 1989-08-28 1999-08-26 Nec Corp Mikroprozessor zum verbesserten Startvorgang der Befehlsausführung nach der Ausführung eines bedingten Verzweigungsbefehls
US5329621A (en) * 1989-10-23 1994-07-12 Motorola, Inc. Microprocessor which optimizes bus utilization based upon bus speed
US5230068A (en) * 1990-02-26 1993-07-20 Nexgen Microsystems Cache memory system for dynamically altering single cache memory line as either branch target entry or pre-fetch instruction queue based upon instruction sequence
JPH0460720A (ja) * 1990-06-29 1992-02-26 Hitachi Ltd 条件分岐命令制御方式
US5226138A (en) * 1990-11-27 1993-07-06 Sun Microsystems, Inc. Method for selectively transferring data instructions to a cache memory
JPH04263322A (ja) * 1991-02-18 1992-09-18 Mitsubishi Electric Corp マイクロコンピュータ
JP2761688B2 (ja) * 1992-02-07 1998-06-04 三菱電機株式会社 データ処理装置
US5423048A (en) * 1992-08-27 1995-06-06 Northern Telecom Limited Branch target tagging
US5659722A (en) * 1994-04-28 1997-08-19 International Business Machines Corporation Multiple condition code branching system in a multi-processor environment
GB9412487D0 (en) * 1994-06-22 1994-08-10 Inmos Ltd A computer system for executing branch instructions
JPH08171491A (ja) * 1994-07-29 1996-07-02 Sun Microsyst Inc ディスパッチされた制御転送命令状態に基づきより高速で命令を先取りするための方法及び装置
US6092186A (en) * 1996-05-07 2000-07-18 Lucent Technologies Inc. Apparatus and method for aborting un-needed instruction fetches in a digital microprocessor device
JPH10214188A (ja) * 1997-01-30 1998-08-11 Toshiba Corp プロセッサの命令供給方法及び装置
JPH1124929A (ja) * 1997-06-30 1999-01-29 Sony Corp 演算処理装置およびその方法
US5951678A (en) * 1997-07-25 1999-09-14 Motorola, Inc. Method and apparatus for controlling conditional branch execution in a data processor
WO2001016702A1 (en) 1999-09-01 2001-03-08 Intel Corporation Register set used in multithreaded parallel processor architecture
AU7097900A (en) 1999-09-01 2001-03-26 Intel Corporation Branch instructions in a multithreaded parallel processing system
US6910123B1 (en) * 2000-01-13 2005-06-21 Texas Instruments Incorporated Processor with conditional instruction execution based upon state of corresponding annul bit of annul code
US6636960B1 (en) * 2000-02-16 2003-10-21 Hewlett-Packard Development Company, L.P. Method and apparatus for resteering failing speculation check instructions
US7681018B2 (en) 2000-08-31 2010-03-16 Intel Corporation Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set
US7487505B2 (en) * 2001-08-27 2009-02-03 Intel Corporation Multithreaded microprocessor with register allocation based on number of active threads
US6868476B2 (en) 2001-08-27 2005-03-15 Intel Corporation Software controlled content addressable memory in a general purpose execution datapath
US7225281B2 (en) * 2001-08-27 2007-05-29 Intel Corporation Multiprocessor infrastructure for providing flexible bandwidth allocation via multiple instantiations of separate data buses, control buses and support mechanisms
US7216204B2 (en) 2001-08-27 2007-05-08 Intel Corporation Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment
US7610451B2 (en) * 2002-01-25 2009-10-27 Intel Corporation Data transfer mechanism using unidirectional pull bus and push bus
US7003649B2 (en) * 2002-03-08 2006-02-21 Hitachi, Ltd. Control forwarding in a pipeline digital processor
US7437724B2 (en) 2002-04-03 2008-10-14 Intel Corporation Registers for data transfers
EP1367493A1 (en) * 2002-05-30 2003-12-03 STMicroelectronics Limited Prefetch buffer
US20030233530A1 (en) * 2002-06-14 2003-12-18 International Business Machines Corporation Enhanced instruction prefetch engine
US7337275B2 (en) * 2002-08-13 2008-02-26 Intel Corporation Free list and ring data structure management
US6941438B2 (en) 2003-01-10 2005-09-06 Intel Corporation Memory interleaving
WO2013032446A1 (en) * 2011-08-30 2013-03-07 Empire Technology Development Llc Hardware-based array compression
US11868469B2 (en) 2020-08-27 2024-01-09 Ventana Micro Systems Inc. Processor that mitigates side channel attacks by preventing all dependent instructions from consuming architectural register result produced by instruction that causes a need for an architectural exception
US11733972B2 (en) 2020-10-06 2023-08-22 Ventana Micro Systems Inc. Processor that mitigates side channel attacks by providing random load data as a result of execution of a load operation that does not have permission to access a load address
US11797673B2 (en) * 2020-08-27 2023-10-24 Ventana Micro Systems Inc. Processor that mitigates side channel attacks by expeditiously initiating flushing of instructions dependent upon a load instruction that causes a need for an architectural exception
US11907369B2 (en) 2020-08-27 2024-02-20 Ventana Micro Systems Inc. Processor that mitigates side channel attacks by preventing cache memory state from being affected by a missing load operation by inhibiting or canceling a fill request of the load operation if an older load generates a need for an architectural exception
US11853424B2 (en) 2020-10-06 2023-12-26 Ventana Micro Systems Inc. Processor that mitigates side channel attacks by refraining from allocating an entry in a data TLB for a missing load address when the load address misses both in a data cache memory and in the data TLB and the load address specifies a location without a valid address translation or without permission to read from the location
US11734426B2 (en) 2020-10-06 2023-08-22 Ventana Micro Systems Inc. Processor that mitigates side channel attacks by prevents cache line data implicated by a missing load address from being filled into a data cache memory when the load address specifies a location with no valid address translation or no permission to read from the location

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3609700A (en) * 1970-02-24 1971-09-28 Burroughs Corp Data processing system having an improved fetch overlap feature
JPS4979744A (fi) * 1972-12-08 1974-08-01
JPS5339032A (en) * 1976-09-22 1978-04-10 Fujitsu Ltd Branch control system
AU529675B2 (en) * 1977-12-07 1983-06-16 Honeywell Information Systems Incorp. Cache memory unit
US4200927A (en) * 1978-01-03 1980-04-29 International Business Machines Corporation Multi-instruction stream branch processing mechanism
US4236206A (en) * 1978-10-25 1980-11-25 Digital Equipment Corporation Central processor unit for executing instructions of variable length
JPS5943786B2 (ja) * 1979-03-30 1984-10-24 パナフアコム株式会社 記憶装置のアクセス方式
JPS56149646A (en) * 1980-04-21 1981-11-19 Toshiba Corp Operation controller
CA1174370A (en) * 1980-05-19 1984-09-11 Hidekazu Matsumoto Data processing unit with pipelined operands
US4430708A (en) * 1981-05-22 1984-02-07 Burroughs Corporation Digital computer for executing instructions in three time-multiplexed portions
JPS5890245A (ja) * 1981-11-25 1983-05-28 Nec Corp デ−タ処理装置
US4435756A (en) * 1981-12-03 1984-03-06 Burroughs Corporation Branch predicting computer
US4439827A (en) * 1981-12-28 1984-03-27 Raytheon Company Dual fetch microsequencer
JPS5875260A (ja) * 1982-09-24 1983-05-06 Hitachi Ltd メモリアクセス制御方式

Also Published As

Publication number Publication date
DK221585D0 (da) 1985-05-20
DE3586899D1 (de) 1993-01-28
EP0162778A2 (en) 1985-11-27
DK221585A (da) 1985-11-22
JPH0585926B2 (fi) 1993-12-09
JPS6158044A (ja) 1986-03-25
EP0162778A3 (en) 1988-02-24
FI851738L (fi) 1985-11-22
IE851252L (en) 1985-11-21
US4742451A (en) 1988-05-03
CA1226958A (en) 1987-09-15
DE3586899T2 (de) 1993-07-15
EP0162778B1 (en) 1992-12-16
AU4266085A (en) 1985-11-28
AU576858B2 (en) 1988-09-08

Similar Documents

Publication Publication Date Title
FI851738L (fi) Foerhandsupptagningssystem av en order foer villkorlig hoppinstruktion i en centralprocessorenhet.
FI842732A0 (fi) Foerfarande foer tillvaratagande av i gaser befintliga foeroreningar.
FI86252B (fi) Foerfarande foer foerbaettring av en antracyklinglykosids upploesbarhet i en foer injektering laemplig loesningsmedelsblandning.
FI854019A0 (fi) Foerfarande foer detektering av olja i vatten.
FI851399A0 (fi) Foerfarande foer minimering av restmonomer i en polymeremulsion.
FI844730A0 (fi) Nerkylning av pappersbana i superkalander.
FI841183A (fi) Foerfarande foer bestaemning av kolvaetehalter i vaetskor innehaollande dessa.
FI850778A0 (fi) Foerfarande foer minskande av no x-halten i virvelskiktbraennanordningar.
FI853104A0 (fi) Foerbaettrat foerhindrande av korrosion i vattensystem.
FI850804A0 (fi) Anordning foer styrning av smygdragkedjeflikar i symaskin.
FI854956A (fi) Foerfarande foer foeraongning av tillsatsaemnen i en metallsmaelta.
FI854092A0 (fi) Slitstark styranordning foer primaerupphaengning av boggier i jaernvaegsvagnar.
FI842116A0 (fi) Foerfarande i sidlaengesstyrningen av vaevnaderna i en pappersmaskin.
FI862961A0 (fi) Foerfarande foer reducering av totalhalogenidhalten i epoxiharts.
FI844661L (fi) Foerfarande foer foerhindrande av skadeverkningar av jordlager i omedelbar omgivning av en vattenbrunn.
FI854185L (fi) Foerfarande foer efterisolering av en boej i en vaermeisolerad roerledning.
FI854556A (fi) Neutralisering av syra i vattenhaltiga syraloesningar.
FI844247A0 (fi) Anordning foer avbrytning av stroemning i roersystem.
FI841335A0 (fi) Koppling foer instaellning av likstroem i parallella kretsar.
FI841103A0 (fi) Foerfarande foer foerbaettrande av anvaendbarheten av speglar i fuktiga utrymmen.
FI844584A0 (fi) Anordning foer kontroll av fuktighet i vaextunderlaget.
FI841280A0 (fi) Utnyttjande av vindkraft i elbil.
FI840078A (fi) Framlyftanordning foer traktor foer koppling av arbetsredskap i framaendan av traktor.
FI843752A0 (fi) Anordning foer skaerning av en anfasning i en skivkant.
FI842950A0 (fi) Foerfarande foer avlagande av ljudfaedring i en analogibandspelare.

Legal Events

Date Code Title Description
FA Application withdrawn

Owner name: DIGITAL EQUIPMENT CORPORATION