EP4064593A1 - Jamming system as well as method of operating jamming system - Google Patents

Jamming system as well as method of operating jamming system Download PDF

Info

Publication number
EP4064593A1
EP4064593A1 EP21164510.6A EP21164510A EP4064593A1 EP 4064593 A1 EP4064593 A1 EP 4064593A1 EP 21164510 A EP21164510 A EP 21164510A EP 4064593 A1 EP4064593 A1 EP 4064593A1
Authority
EP
European Patent Office
Prior art keywords
responsive
jamming
jammers
signal
jammer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP21164510.6A
Other languages
German (de)
French (fr)
Other versions
EP4064593B1 (en
Inventor
Jens Kuehne
Maria Schneider
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohde and Schwarz GmbH and Co KG
Original Assignee
Rohde and Schwarz GmbH and Co KG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohde and Schwarz GmbH and Co KG filed Critical Rohde and Schwarz GmbH and Co KG
Priority to EP21164510.6A priority Critical patent/EP4064593B1/en
Publication of EP4064593A1 publication Critical patent/EP4064593A1/en
Application granted granted Critical
Publication of EP4064593B1 publication Critical patent/EP4064593B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04KSECRET COMMUNICATION; JAMMING OF COMMUNICATION
    • H04K3/00Jamming of communication; Counter-measures
    • H04K3/40Jamming having variable characteristics
    • H04K3/45Jamming having variable characteristics characterized by including monitoring of the target or target signal, e.g. in reactive jammers or follower jammers for example by means of an alternation of jamming phases and monitoring phases, called "look-through mode"
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04KSECRET COMMUNICATION; JAMMING OF COMMUNICATION
    • H04K3/00Jamming of communication; Counter-measures
    • H04K3/40Jamming having variable characteristics
    • H04K3/41Jamming having variable characteristics characterized by the control of the jamming activation or deactivation time
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04KSECRET COMMUNICATION; JAMMING OF COMMUNICATION
    • H04K2203/00Jamming of communication; Countermeasures
    • H04K2203/30Jamming or countermeasure characterized by the infrastructure components
    • H04K2203/34Jamming or countermeasure characterized by the infrastructure components involving multiple cooperating jammers

Definitions

  • the invention relates to a jamming system with at least two responsive jammers. Further, the invention relates to a method of operating a jamming system with at least two responsive jammers.
  • a responsive jammer which is also called reactive jammer
  • RF radio frequency
  • the responsive jammers detect the radio frequency signal such that characteristics of the radio frequency signal are determined which in turn are used to generate a jamming signal for disturbing/jamming the radio frequency signal detected.
  • the radio frequency signal detected may relate to a frequency-agile radio frequency signal, e.g. a frequency-varying radio frequency signal.
  • the responsive jammers are configured to gather information from the RF signal detected and to process this information gathered in order to generate the jamming signal in a fast manner. This ensures that the RF signal has not changed its respective characteristics when the jamming signal is transmitted by the responsive jammer. Accordingly, the jamming signal is transmitted at the same frequency with as little delay as possible. This is especially important for frequency-agile radio frequency signals to be disturbed.
  • the operating area of a responsive jammer is limited. However, it is not possible to extend the operating area by using several responsive jammers, as one of the several responsive jammers may detect a jamming signal of another responsive jammer, thereby reacting on the jamming signal of the other responsive jammer rather than the RF signal to be disturbed/jammed.
  • the invention provides a jamming system with at least two responsive jammers.
  • Each responsive jammer comprises a detector and an exciter.
  • the respective detector in configured to receive a radio frequency signal (RF signal).
  • the respective exciter is configured to generate a jamming signal that disturbs or rather jams the radio frequency signal received.
  • Each of the responsive jammers also comprises a state machine that is configured to define a detection phase and a jamming phase of the respective responsive jammer. The state machines of the responsive jammers are synchronized with each other.
  • each responsive jammer comprises a detector and an exciter wherein the respective detector is configured to receive a radio frequency signal.
  • the respective exciter is configured to generate a jamming signal that disturbs or rather jams the radio frequency signal received.
  • a detection phase and a jamming phase of the responsive jammer are defined by means of a state machine of the respective responsive jammer. The state machines of the responsive jammers are synchronized with each other.
  • responsive jammers it is possible to operate more than one responsive jammer within a certain operational area, as the responsive jammers are controlled by means of their state machines that define the allocation of detection phases and jamming phases appropriately.
  • the responsive jammers in the jamming system are operated due to their synchronization, particularly the synchronization of their state machines, such that they do not disturb each other, thereby ensuring that the jamming signal of one responsive jammer is not detected by the other one. Accordingly, it is avoided that the responsive jammers react on each other.
  • the operational area of the jamming system can be extended since several responsive jammers may be located in proximity of each other, particularly in the individual operational areas of neighbored responsive jammers.
  • the individual operational areas of neighbored responsive jammers may at least partly overlap, thereby creating an entire operational area of the jamming system that is extended with respect to the individual operational area of a single responsive jammer.
  • each of the responsive jammers provided has its own operational area, wherein the operational areas of the responsive jammers partially overlap, thereby establishing a common operational area of the jamming system.
  • the partial overlap ensures that no areas are provided that are not covered by the jamming system.
  • redundancy of the overall jamming system is ensured when providing more than one responsive jammer in a certain area.
  • the responsive jammers do not react on each other as they are controlled by means of the synchronized state machines, which define the detection phases and the jamming phases of the responsive jammers. Accordingly, the state machines each allocate a certain time for the respective responsive jammer that can be used for detecting the RF signal, also called detection phase or rather detection period, as well as a certain time that can be used by the respective responsive jammer for jamming the RF signal detected, also called jamming phase or rather jamming period.
  • each of the responsive jammers comprises at least one antenna that is connected with the detector and/or the exciter.
  • the detector and the exciter of each responsive jammer may share a common antenna that can be used for receiving RF signals to be disturbed/jammed as well as transmitting RF signals, particularly the jamming signals provided by the exciter.
  • each of the responsive jammers comprises two antennas that are assigned to the detector and the exciter, respectively.
  • one of the two antennas is used for receiving radio frequency signals, whereas the other antenna is used for transmitting radio frequency signals, namely the jamming signals.
  • the detector is configured to receive the RF signal, to process the RF signal and to detect characteristics of the RF signal, thereby gathering information of the RF signal received.
  • the detector receives the respective RF signal over-the-air by means of the (receiving) antenna and analyzes the RF signal in order to gather the information concerning the RF signal.
  • the detector may comprise a receiving module for receiving the RF signal and a monitoring module for processing and monitoring a characteristic of the RF signal received, e.g. frequency.
  • the monitoring module may relate to a frequency monitoring module that is configured to gather the information concerning the frequency of the RF signal received.
  • the information gathered can be used for controlling the exciter.
  • the exciter is controlled based on the information provided by the detector.
  • the detector controls the exciter at least partly, particularly by controlling the settings of the exciter to generate the jamming signal, e.g. controlling its characteristics like frequency and/or amplitude.
  • the exciter is configured to generate and provide the jamming signal, particularly based on information and/or the control signal received from the detector.
  • the detector may directly control the exciter or rather the detector may forward information to the detector, particularly a jamming control of the exciter, which processes the information obtained in order to control the exciter appropriately, particularly its components.
  • the exciter may comprise an analog synthesizer or a direct digital synthesis (DDS) module that uses a fixed signal for creating arbitrary waveforms, e.g. a single, fixed-frequency reference clock signal.
  • DDS direct digital synthesis
  • the exciter may have a frequency reference, e.g. an oscillator, a numerically controlled oscillator (NCO) and a digital-to-analog converter (DAC), which are controlled such that the desired jamming signal is generated.
  • a frequency reference e.g. an oscillator, a numerically controlled oscillator (NCO) and a digital-to-analog converter (DAC), which are controlled such that the desired jamming signal is generated.
  • the exciter is configured to provide a wideband RF signal.
  • each of the responsive jammers comprises a combined wideband detector and exciter, thereby enabling the responsive jammer to jam regular and frequency-hopping radio frequency signals with high hop rates, e.g. so-called frequency-agile radio frequency signals.
  • each of the state machine comprises an input for receiving a signal used for synchronizing purposes as well as at least one output for controlling components of the respective responsive jammer, e.g. the detector and the exciter.
  • the state machine receives the signal in order to synchronize itself with a reference time, for instance a global time.
  • the state machine controls the associated detector and exciter, thereby defining the detection phase and the jamming phase in a temporal manner while defining the time spans for the different phases.
  • both state machines are synchronized with the same reference time, it is ensured that both state machines control the respective detectors and the respective exciters in a synchronized manner.
  • the state machines may also be called clock state machines as they are used to provide a (common) clock signal for the respective responsive jammers.
  • the state machines each define a starting point in time for the respective detection phase and/or the jamming phase. Since the state machines are synchronized, it is ensured that the starting points of the respective phases are also synchronized in time.
  • An aspect provides that the individual detection phases and jamming phases of the at least two responsive jammers are defined such that different kinds of phases do not overlap with each other.
  • the first responsive jammer is operated in its detection phase, whereas the second responsive jammer is not operated in the jamming phase at the same time.
  • the second responsive jammer is either also operated in the detection phase or the second responsive jammer is not operated.
  • the responsive jammers may be operated commonly in their detection phases or jamming phases. This means that the responsive jammers both are operated in the detection phase or rather the jamming phase at the same time.
  • the responsive jammers are operated in a subsequent manner.
  • the first responsive jammer is operated in the detection phase, wherein the second responsive jammer is not operated at that time.
  • the second responsive jammer may be operated, for instance in its detection phase or its jamming phase.
  • the jamming system can be operated in an efficient way when the responsive jammers are operated commonly, namely commonly in the detection phases or rather commonly in the jamming phases.
  • the state machines are configured to receive a signal from an external global navigation satellite system (GNSS), thereby synchronizing themselves.
  • GNSS global navigation satellite system
  • the GNSS may relate to GPS, GLONASS, Beidou or Galileo.
  • the global navigation satellite system provides a clock time that can be used by the respective responsive jammers, particularly their state machines, in order to synchronize themselves to the clock time of the global navigation satellite system, thereby ensuring that the responsive jammers can be operated in a synchronized manner.
  • the synchronization generally ensures that an absolute time is provided that is used by the responsive jammers, as they are operated with respect to the absolute time.
  • the state machines may be configured to synchronize themselves by receiving a clock signal from an external clock.
  • the external clock may be provided by a cellular network, an external device that can be connected with a respective responsive jammer in a wireless manner or by wire.
  • the responsive jammer particularly the state machine integrated, may comprise a reception module that is configured to receive a signal from the external clock providing the external clock signal, e.g. the clock signal.
  • the external clock may be synchronized with the external global navigation satellite system, thereby ensuring that the clock signal provided by the external clock is a globally synchronized one.
  • a guard time is provided between the detection phase the jamming phase.
  • the guard time also called dead time, ensures that a respective responsive jammer is not directly switched from one of the phases into the other phase due to the guard time that is applied between the respective phases.
  • each state machine may be configured to provide a settable guard time.
  • the guard time may be set automatically or rather manually.
  • the guard time can be set such that the guard time is adapted to the respective jamming system, particularly any characteristics of the jamming system.
  • the guard time may be adapted once the jamming system is extended by a further responsive jammer.
  • the guard time may be set such that the guard time corresponds to the maximum run-time of the jamming signal generated by the respective exciter to the detector of another responsive jammer in the jamming system. This ensures that the different responsive jammers do not disturb each other, as each responsive jammer is switched from its jamming phase into the detection phase once the guard time has expired. This ensures that the responsive jammers do not detect a jamming signal issued by another responsive jammer within the jamming system.
  • the radio frequency signal received may be a frequency-agile radio frequency signal.
  • the responsive jammers are generally configured to react to the frequency-agile radio frequency signal directly by adapting its settings and/or characteristics of the jamming signal generated.
  • module is understood to describe suitable hardware, suitable software, or a combination of hardware and software that is configured to have a certain functionality.
  • the hardware may, inter alia, comprise a CPU, a GPU, an FPGA, an ASIC, or other types of electronic circuitry.
  • the phrase "at least one of A, B, and C", for example, means (A), (B), (C), (A and B), (A and C), (B and C), or (A, B, and C), including all further possible permutations when more than three elements are listed.
  • the term “at least one of A and B” generally means “A and/or B", namely "A” alone, “B” alone or "A and B”.
  • a jamming system 10 that comprises two different responsive jammers, namely a first responsive jammer 12 and a second responsive jammer 14.
  • the jamming system 10 comprises an external system 16 that communicates with both responsive jammers 12, 14 as will be explained later in more detail.
  • the external system 16 provides a signal that is received by the responsive jammers 12, 14 as explained later in more detail.
  • Each of the responsive jammers 12, 14 comprises a detector 18 as well as an exciter 20.
  • the detector 18 and the exciter 20 are connected with each other in a signal-transmitting manner such that the detector 18 is enabled to forward signals/information to the exciter 20.
  • both responsive jammers 12, 14 have (integrated) state machines 22 that are configured to receive a signal from the external system 16, thereby receiving a reference time from the external system 16.
  • the reference time is used to synchronize the responsive jammers 12, 14 in a temporal manner, e.g. the state machines 22.
  • the external system 16 has an external clock 24 that provides an external clock signal to which the state machines 22 synchronize themselves when receiving the time reference from the external system 16 such that the responsive jammers 12, 14 are synchronized with the time reference. This also ensures that the responsive jammers 12, 14 are synchronized with each other, as they are synchronized with the same reference time that is provided by the external system 16.
  • the external system 16 may relate to an external global navigation satellite system 26, e.g. GPS, GLONASS, Beidou or Galileo.
  • GPS global navigation satellite system
  • GLONASS Beidou
  • Galileo Galileo
  • the external system 16 may relate to an external device, a cellular network or any other module that uses a clock signal, e.g. the one provided by the external clock 24.
  • the state machines 22 comprises an input 28 associated with a reception module 28 that is configured to receive a signal from the external clock 24, e.g. the reference time or rather the clock signal.
  • state machines 22 are configured to control the detector 18 and the exciter 20 of the responsive jammers 12, 14 appropriately such that the responsive jammers 12, 14 are operated in a detection phase, also called look-through phase, and a jamming phase in a defined manner.
  • the starting points of the respective phases can be defined in an absolute synchronized manner due to the fact that the state machines 22 synchronized themselves with the reference time previously, namely the clock signal provided by the external clock 24.
  • both responsive jammers 12, 14 may be operated in the respective detection phases at the same time as shown in Figure 2 . Further, both responsive jammers 12, 14 are also operated in the respective jamming phases simultaneously.
  • a guard time or rather dead time is provided, which ensures that the detection phase does not directly cross over into the jamming phase and vice versa.
  • the guard time can be set by an operator of the jamming system 10.
  • the guard time is set automatically, for instance based on characteristics of the jamming system 10 such as number of responsive jammers 12, 14 within the jamming system 10, their respective relative distances and/or operational areas.
  • the guard time can be set such that it is optimized with respect to the jamming system 10.
  • the guard time ensures that a jamming signal issued by one of the exciters 20 within the jamming phase is not received or rather detected by the other responsive jammer 12, 14, particularly its detector 18, in a subsequent detection phase.
  • the guard time lasts at least as long as the run-time of the jamming signal generated by one of the responsive jammers 12, 14 to the other responsive jammers 12, 14.
  • the individual detection phases and jamming phases of the responsive jammers 12, 14 are defined or rather scheduled such that different kinds of phases do not overlap with each other.
  • the responsive jammers 12, 14 are commonly operated in the respective detection and jamming phases.
  • the responsive jammers 12, 14 may be operated in a subsequent manner such that only one of the responsive jammers 12, 14 is operated, whereas the other one is not operated at the same time. Thus, the responsive jammers 12, 14 do not overlap during their operation.
  • Figure 1 shows that the detectors 18 are associated with an antenna 32, e.g. a receiving antenna, that is used to receive an RF signal.
  • the detectors 18 process the RF signal received, thereby gathering information concerning the RF signal received, for instance information concerning the frequency of the RF signal.
  • the exciters 20 are controlled in order to generate a jamming signal that is used to disturb/jam the RF signal received while being transmitted via transmission antennas 34.
  • the exciters 20 may be controlled directly by the corresponding detectors 18. Alternatively, the detectors 18 forward the information gathered to the corresponding exciters 20 that process the information, thereby generating the jamming signal.
  • the state machines 22 synchronized with the external clock 24 control the detectors 18 and the exciters 20 accordingly, particularly their activation while defining the starting times, e.g. the detection phases and the jamming phases, in a global manner.
  • the external clock 24, for instance the external system 16 ensures that the state machines 22 of the responsive jammers 12, 14 are synchronized with the reference time and, therefore, the state machines 22 are synchronized with each other.
  • the jamming system 10 as well as its operation ensures that two or more responsive jammers 12, 14 can be operated simultaneously within the same operational area or rather at least in an overlapping operational area.
  • each of the responsive jammers 12, 14 has its own operational area, wherein the own operational areas of the responsive jammers 12, 14 at least overlap with each other partially, thereby creating an extended operational area of the entire jamming system 10. Due to the synchronization of the state machines 22 that control the detectors 18 and the exciters 20 of the responsive jammers 12, 14, it is also ensured that the responsive jammers 12, 14 of the jamming system 10 do not disturb each other while detecting jamming signals issued by the jamming system 10 itself.
  • circuitry e.g., one or more circuits
  • circuitry operably couple two or more components, generate information, process information, analyze information, generate signals, encode/decode signals, convert signals, transmit and/or receive signals, control other devices, etc.
  • Circuitry of any type can be used.
  • circuitry includes, among other things, one or more computing devices such as a processor (e.g., a microprocessor), a central processing unit (CPU), a digital signal processor (DSP), an application-specific integrated circuit (ASIC), a field-programmable gate array (FPGA), a system on a chip (SoC), or the like, or any combinations thereof, and can include discrete digital or analog circuit elements or electronics, or combinations thereof.
  • a processor e.g., a microprocessor
  • CPU central processing unit
  • DSP digital signal processor
  • ASIC application-specific integrated circuit
  • FPGA field-programmable gate array
  • SoC system on a chip
  • circuitry includes hardware circuit implementations (e.g., implementations in analog circuitry, implementations in digital circuitry, and the like, and combinations thereof).
  • circuitry includes combinations of circuits and computer program products having software or firmware instructions stored on one or more computer readable memories that work together to cause a device to perform one or more protocols, methodologies or technologies described herein.
  • circuitry includes circuits, such as, for example, microprocessors or portions of microprocessor, that require software, firmware, and the like for operation.
  • circuitry includes one or more processors or portions thereof and accompanying software, firmware, hardware, and the like.
  • the present application may reference quantities and numbers. Unless specifically stated, such quantities and numbers are not to be considered restrictive, but exemplary of the possible quantities or numbers associated with the present application. Also in this regard, the present application may use the term “plurality” to reference a quantity or number. In this regard, the term “plurality” is meant to be any number that is more than one, for example, two, three, four, five, etc. The terms “about”, “approximately”, “near” etc., mean plus or minus 5% of the stated value.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Position Fixing By Use Of Radio Waves (AREA)

Abstract

The invention relates to a jamming system with at least two responsive jammers (12, 14). Each responsive jammer (12, 14) comprises a detector (18) and an exciter (20). The respective detector (18) is configured to receive a radio frequency signal. The respective exciter (20) is configured to generate a jamming signal that disturbs the radio frequency signal received. Each of the responsive jammers (12, 14) comprises a state machine (22) that is configured to define a detection phase and a jamming phase of the respective responsive jammer (12, 14). The state machines (22) of the responsive jammers (12, 14) are synchronized with each other. Further, a method of operating a jamming system (10) is described.

Description

  • The invention relates to a jamming system with at least two responsive jammers. Further, the invention relates to a method of operating a jamming system with at least two responsive jammers.
  • In the state of the art, it is known to use a responsive jammer, which is also called reactive jammer, in order to jam/disturb a radio frequency (RF) signal. The responsive jammers detect the radio frequency signal such that characteristics of the radio frequency signal are determined which in turn are used to generate a jamming signal for disturbing/jamming the radio frequency signal detected. The radio frequency signal detected may relate to a frequency-agile radio frequency signal, e.g. a frequency-varying radio frequency signal.
  • Generally, the responsive jammers are configured to gather information from the RF signal detected and to process this information gathered in order to generate the jamming signal in a fast manner. This ensures that the RF signal has not changed its respective characteristics when the jamming signal is transmitted by the responsive jammer. Accordingly, the jamming signal is transmitted at the same frequency with as little delay as possible. This is especially important for frequency-agile radio frequency signals to be disturbed.
  • Typically, the operating area of a responsive jammer is limited. However, it is not possible to extend the operating area by using several responsive jammers, as one of the several responsive jammers may detect a jamming signal of another responsive jammer, thereby reacting on the jamming signal of the other responsive jammer rather than the RF signal to be disturbed/jammed.
  • Accordingly, there is need for a jamming system as well as a method of operating a jamming system which provide a large operating area in an effective manner.
  • The invention provides a jamming system with at least two responsive jammers. Each responsive jammer comprises a detector and an exciter. The respective detector in configured to receive a radio frequency signal (RF signal). The respective exciter is configured to generate a jamming signal that disturbs or rather jams the radio frequency signal received. Each of the responsive jammers also comprises a state machine that is configured to define a detection phase and a jamming phase of the respective responsive jammer. The state machines of the responsive jammers are synchronized with each other.
  • Further, the invention provides a method of operating a jamming system with at least two responsive jammers. Each responsive jammer comprises a detector and an exciter wherein the respective detector is configured to receive a radio frequency signal. The respective exciter is configured to generate a jamming signal that disturbs or rather jams the radio frequency signal received. A detection phase and a jamming phase of the responsive jammer are defined by means of a state machine of the respective responsive jammer. The state machines of the responsive jammers are synchronized with each other.
  • Accordingly, it is possible to operate more than one responsive jammer within a certain operational area, as the responsive jammers are controlled by means of their state machines that define the allocation of detection phases and jamming phases appropriately. The responsive jammers in the jamming system are operated due to their synchronization, particularly the synchronization of their state machines, such that they do not disturb each other, thereby ensuring that the jamming signal of one responsive jammer is not detected by the other one. Accordingly, it is avoided that the responsive jammers react on each other.
  • Hence, the operational area of the jamming system can be extended since several responsive jammers may be located in proximity of each other, particularly in the individual operational areas of neighbored responsive jammers. The individual operational areas of neighbored responsive jammers may at least partly overlap, thereby creating an entire operational area of the jamming system that is extended with respect to the individual operational area of a single responsive jammer. In other words, each of the responsive jammers provided has its own operational area, wherein the operational areas of the responsive jammers partially overlap, thereby establishing a common operational area of the jamming system. In addition, the partial overlap ensures that no areas are provided that are not covered by the jamming system. Furthermore, redundancy of the overall jamming system is ensured when providing more than one responsive jammer in a certain area.
  • In any case, the responsive jammers do not react on each other as they are controlled by means of the synchronized state machines, which define the detection phases and the jamming phases of the responsive jammers. Accordingly, the state machines each allocate a certain time for the respective responsive jammer that can be used for detecting the RF signal, also called detection phase or rather detection period, as well as a certain time that can be used by the respective responsive jammer for jamming the RF signal detected, also called jamming phase or rather jamming period.
  • In general, each of the responsive jammers comprises at least one antenna that is connected with the detector and/or the exciter. The detector and the exciter of each responsive jammer may share a common antenna that can be used for receiving RF signals to be disturbed/jammed as well as transmitting RF signals, particularly the jamming signals provided by the exciter.
  • Alternatively, each of the responsive jammers comprises two antennas that are assigned to the detector and the exciter, respectively. In other words, one of the two antennas is used for receiving radio frequency signals, whereas the other antenna is used for transmitting radio frequency signals, namely the jamming signals.
  • Generally, the detector is configured to receive the RF signal, to process the RF signal and to detect characteristics of the RF signal, thereby gathering information of the RF signal received. Thus, the detector receives the respective RF signal over-the-air by means of the (receiving) antenna and analyzes the RF signal in order to gather the information concerning the RF signal. The detector may comprise a receiving module for receiving the RF signal and a monitoring module for processing and monitoring a characteristic of the RF signal received, e.g. frequency. Thus, the monitoring module may relate to a frequency monitoring module that is configured to gather the information concerning the frequency of the RF signal received.
  • Generally, the information gathered can be used for controlling the exciter. In fact, the exciter is controlled based on the information provided by the detector.
  • For instance, the detector controls the exciter at least partly, particularly by controlling the settings of the exciter to generate the jamming signal, e.g. controlling its characteristics like frequency and/or amplitude.
  • The exciter is configured to generate and provide the jamming signal, particularly based on information and/or the control signal received from the detector. Hence, the detector may directly control the exciter or rather the detector may forward information to the detector, particularly a jamming control of the exciter, which processes the information obtained in order to control the exciter appropriately, particularly its components.
  • For instance, the exciter may comprise an analog synthesizer or a direct digital synthesis (DDS) module that uses a fixed signal for creating arbitrary waveforms, e.g. a single, fixed-frequency reference clock signal.
  • The exciter may have a frequency reference, e.g. an oscillator, a numerically controlled oscillator (NCO) and a digital-to-analog converter (DAC), which are controlled such that the desired jamming signal is generated.
  • In any case, the exciter is configured to provide a wideband RF signal.
  • Generally, each of the responsive jammers comprises a combined wideband detector and exciter, thereby enabling the responsive jammer to jam regular and frequency-hopping radio frequency signals with high hop rates, e.g. so-called frequency-agile radio frequency signals.
  • Moreover, each of the state machine comprises an input for receiving a signal used for synchronizing purposes as well as at least one output for controlling components of the respective responsive jammer, e.g. the detector and the exciter. In other words, the state machine receives the signal in order to synchronize itself with a reference time, for instance a global time. After the synchronization, the state machine controls the associated detector and exciter, thereby defining the detection phase and the jamming phase in a temporal manner while defining the time spans for the different phases.
  • Since both state machines are synchronized with the same reference time, it is ensured that both state machines control the respective detectors and the respective exciters in a synchronized manner.
  • Hence, the state machines may also be called clock state machines as they are used to provide a (common) clock signal for the respective responsive jammers.
  • The state machines each define a starting point in time for the respective detection phase and/or the jamming phase. Since the state machines are synchronized, it is ensured that the starting points of the respective phases are also synchronized in time.
  • An aspect provides that the individual detection phases and jamming phases of the at least two responsive jammers are defined such that different kinds of phases do not overlap with each other. Put differently, the first responsive jammer is operated in its detection phase, whereas the second responsive jammer is not operated in the jamming phase at the same time. The second responsive jammer is either also operated in the detection phase or the second responsive jammer is not operated.
  • The responsive jammers may be operated commonly in their detection phases or jamming phases. This means that the responsive jammers both are operated in the detection phase or rather the jamming phase at the same time.
  • Alternatively, the responsive jammers are operated in a subsequent manner. Thus, the first responsive jammer is operated in the detection phase, wherein the second responsive jammer is not operated at that time. Once the first responsive jammer is not operated in its detection phase anymore, the second responsive jammer may be operated, for instance in its detection phase or its jamming phase.
  • However, the jamming system can be operated in an efficient way when the responsive jammers are operated commonly, namely commonly in the detection phases or rather commonly in the jamming phases.
  • Another aspect provides that the state machines are configured to receive a signal from an external global navigation satellite system (GNSS), thereby synchronizing themselves. For instance, the GNSS may relate to GPS, GLONASS, Beidou or Galileo. In general, the global navigation satellite system provides a clock time that can be used by the respective responsive jammers, particularly their state machines, in order to synchronize themselves to the clock time of the global navigation satellite system, thereby ensuring that the responsive jammers can be operated in a synchronized manner.
  • The synchronization generally ensures that an absolute time is provided that is used by the responsive jammers, as they are operated with respect to the absolute time.
  • Further, the state machines may be configured to synchronize themselves by receiving a clock signal from an external clock. The external clock may be provided by a cellular network, an external device that can be connected with a respective responsive jammer in a wireless manner or by wire. The responsive jammer, particularly the state machine integrated, may comprise a reception module that is configured to receive a signal from the external clock providing the external clock signal, e.g. the clock signal. The external clock may be synchronized with the external global navigation satellite system, thereby ensuring that the clock signal provided by the external clock is a globally synchronized one.
  • According to a further aspect, a guard time is provided between the detection phase the jamming phase. The guard time, also called dead time, ensures that a respective responsive jammer is not directly switched from one of the phases into the other phase due to the guard time that is applied between the respective phases.
  • For instance, each state machine may be configured to provide a settable guard time. The guard time may be set automatically or rather manually. In any case, the guard time can be set such that the guard time is adapted to the respective jamming system, particularly any characteristics of the jamming system. For instance, the guard time may be adapted once the jamming system is extended by a further responsive jammer.
  • For instance, the guard time may be set such that the guard time corresponds to the maximum run-time of the jamming signal generated by the respective exciter to the detector of another responsive jammer in the jamming system. This ensures that the different responsive jammers do not disturb each other, as each responsive jammer is switched from its jamming phase into the detection phase once the guard time has expired. This ensures that the responsive jammers do not detect a jamming signal issued by another responsive jammer within the jamming system.
  • Furthermore, the radio frequency signal received may be a frequency-agile radio frequency signal. The responsive jammers are generally configured to react to the frequency-agile radio frequency signal directly by adapting its settings and/or characteristics of the jamming signal generated.
  • Therein and in the following, the term "module" is understood to describe suitable hardware, suitable software, or a combination of hardware and software that is configured to have a certain functionality. The hardware may, inter alia, comprise a CPU, a GPU, an FPGA, an ASIC, or other types of electronic circuitry.
  • Further aspects and advantages of the claimed subject matter will become more readily appreciated, as the same become better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings. In the drawings,
    • Figure 1 schematically shows an overview of a jamming system according to the invention, and
    • Figure 2 schematically shows an overview that illustrates the operation of the jamming system according to the invention.
  • The detailed description set forth below in connection with the appended drawings, where like numerals reference like elements, is intended as a description of various embodiments of the disclosed subject matter and is not intended to represent the only embodiments. Each embodiment described in this disclosure is provided merely as an example or illustration and should not be construed as preferred or advantageous over other embodiments. The illustrative examples provided herein are not intended to be exhaustive or to limit the claimed subject matter to the precise forms disclosed.
  • For the purposes of the present disclosure, the phrase "at least one of A, B, and C", for example, means (A), (B), (C), (A and B), (A and C), (B and C), or (A, B, and C), including all further possible permutations when more than three elements are listed. In other words, the term "at least one of A and B" generally means "A and/or B", namely "A" alone, "B" alone or "A and B".
  • In Figure 1 a jamming system 10 is shown that comprises two different responsive jammers, namely a first responsive jammer 12 and a second responsive jammer 14.
  • In addition, the jamming system 10 comprises an external system 16 that communicates with both responsive jammers 12, 14 as will be explained later in more detail. In fact, the external system 16 provides a signal that is received by the responsive jammers 12, 14 as explained later in more detail.
  • Each of the responsive jammers 12, 14 comprises a detector 18 as well as an exciter 20. The detector 18 and the exciter 20 are connected with each other in a signal-transmitting manner such that the detector 18 is enabled to forward signals/information to the exciter 20.
  • In addition, both responsive jammers 12, 14 have (integrated) state machines 22 that are configured to receive a signal from the external system 16, thereby receiving a reference time from the external system 16. The reference time is used to synchronize the responsive jammers 12, 14 in a temporal manner, e.g. the state machines 22.
  • The external system 16 has an external clock 24 that provides an external clock signal to which the state machines 22 synchronize themselves when receiving the time reference from the external system 16 such that the responsive jammers 12, 14 are synchronized with the time reference. This also ensures that the responsive jammers 12, 14 are synchronized with each other, as they are synchronized with the same reference time that is provided by the external system 16.
  • The external system 16 may relate to an external global navigation satellite system 26, e.g. GPS, GLONASS, Beidou or Galileo.
  • Alternatively, the external system 16 may relate to an external device, a cellular network or any other module that uses a clock signal, e.g. the one provided by the external clock 24.
  • The state machines 22 comprises an input 28 associated with a reception module 28 that is configured to receive a signal from the external clock 24, e.g. the reference time or rather the clock signal.
  • In addition, the state machines 22 are configured to control the detector 18 and the exciter 20 of the responsive jammers 12, 14 appropriately such that the responsive jammers 12, 14 are operated in a detection phase, also called look-through phase, and a jamming phase in a defined manner.
  • In fact, the starting points of the respective phases can be defined in an absolute synchronized manner due to the fact that the state machines 22 synchronized themselves with the reference time previously, namely the clock signal provided by the external clock 24.
  • This ensures that the responsive jammers 12, 14 do not disturb each other, as shown in Figure 2 that illustrates the respective detection phases and jamming phases of both responsive jammers 12, 14 over time t.
  • Since the state machines 22 of both responsive jammers 12, 14 are synchronized with the external clock 24, it can be ensured that the detectors 18 as well as the exciters 20 are operated in a synchronized manner.
  • Therefore, both responsive jammers 12, 14 may be operated in the respective detection phases at the same time as shown in Figure 2. Further, both responsive jammers 12, 14 are also operated in the respective jamming phases simultaneously.
  • Between the different phases of each responsive jammer 12, 14, a guard time or rather dead time is provided, which ensures that the detection phase does not directly cross over into the jamming phase and vice versa.
  • In general, the guard time can be set by an operator of the jamming system 10. Alternatively, the guard time is set automatically, for instance based on characteristics of the jamming system 10 such as number of responsive jammers 12, 14 within the jamming system 10, their respective relative distances and/or operational areas.
  • Hence, the guard time can be set such that it is optimized with respect to the jamming system 10. The guard time ensures that a jamming signal issued by one of the exciters 20 within the jamming phase is not received or rather detected by the other responsive jammer 12, 14, particularly its detector 18, in a subsequent detection phase.
  • Therefore, the guard time lasts at least as long as the run-time of the jamming signal generated by one of the responsive jammers 12, 14 to the other responsive jammers 12, 14.
  • As shown in Figure 2, the individual detection phases and jamming phases of the responsive jammers 12, 14 are defined or rather scheduled such that different kinds of phases do not overlap with each other.
  • In the embodiment shown in Figure 2, the responsive jammers 12, 14 are commonly operated in the respective detection and jamming phases.
  • Alternatively, the responsive jammers 12, 14 may be operated in a subsequent manner such that only one of the responsive jammers 12, 14 is operated, whereas the other one is not operated at the same time. Thus, the responsive jammers 12, 14 do not overlap during their operation.
  • Figure 1 shows that the detectors 18 are associated with an antenna 32, e.g. a receiving antenna, that is used to receive an RF signal. The detectors 18 process the RF signal received, thereby gathering information concerning the RF signal received, for instance information concerning the frequency of the RF signal.
  • Based on this information, the exciters 20 are controlled in order to generate a jamming signal that is used to disturb/jam the RF signal received while being transmitted via transmission antennas 34. The exciters 20 may be controlled directly by the corresponding detectors 18. Alternatively, the detectors 18 forward the information gathered to the corresponding exciters 20 that process the information, thereby generating the jamming signal.
  • Furthermore, the state machines 22 synchronized with the external clock 24 control the detectors 18 and the exciters 20 accordingly, particularly their activation while defining the starting times, e.g. the detection phases and the jamming phases, in a global manner.
  • Accordingly, the external clock 24, for instance the external system 16, ensures that the state machines 22 of the responsive jammers 12, 14 are synchronized with the reference time and, therefore, the state machines 22 are synchronized with each other.
  • Accordingly, the jamming system 10 as well as its operation ensures that two or more responsive jammers 12, 14 can be operated simultaneously within the same operational area or rather at least in an overlapping operational area.
  • In other words, each of the responsive jammers 12, 14 has its own operational area, wherein the own operational areas of the responsive jammers 12, 14 at least overlap with each other partially, thereby creating an extended operational area of the entire jamming system 10. Due to the synchronization of the state machines 22 that control the detectors 18 and the exciters 20 of the responsive jammers 12, 14, it is also ensured that the responsive jammers 12, 14 of the jamming system 10 do not disturb each other while detecting jamming signals issued by the jamming system 10 itself.
  • Certain embodiments disclosed herein, particularly the respective module(s), utilize circuitry (e.g., one or more circuits) in order to implement standards, protocols, methodologies or technologies disclosed herein, operably couple two or more components, generate information, process information, analyze information, generate signals, encode/decode signals, convert signals, transmit and/or receive signals, control other devices, etc. Circuitry of any type can be used.
  • In an embodiment, circuitry includes, among other things, one or more computing devices such as a processor (e.g., a microprocessor), a central processing unit (CPU), a digital signal processor (DSP), an application-specific integrated circuit (ASIC), a field-programmable gate array (FPGA), a system on a chip (SoC), or the like, or any combinations thereof, and can include discrete digital or analog circuit elements or electronics, or combinations thereof. In an embodiment, circuitry includes hardware circuit implementations (e.g., implementations in analog circuitry, implementations in digital circuitry, and the like, and combinations thereof).
  • In an embodiment, circuitry includes combinations of circuits and computer program products having software or firmware instructions stored on one or more computer readable memories that work together to cause a device to perform one or more protocols, methodologies or technologies described herein. In an embodiment, circuitry includes circuits, such as, for example, microprocessors or portions of microprocessor, that require software, firmware, and the like for operation. In an embodiment, circuitry includes one or more processors or portions thereof and accompanying software, firmware, hardware, and the like.
  • The present application may reference quantities and numbers. Unless specifically stated, such quantities and numbers are not to be considered restrictive, but exemplary of the possible quantities or numbers associated with the present application. Also in this regard, the present application may use the term "plurality" to reference a quantity or number. In this regard, the term "plurality" is meant to be any number that is more than one, for example, two, three, four, five, etc. The terms "about", "approximately", "near" etc., mean plus or minus 5% of the stated value.

Claims (15)

  1. A jamming system with at least two responsive jammers (12, 14), wherein each responsive jammer (12, 14) comprises a detector (18) and an exciter (20), wherein the respective detector (18) is configured to receive a radio frequency signal, and wherein the respective exciter (20) is configured to generate a jamming signal that disturbs the radio frequency signal received, characterized in that each of the responsive jammers (12, 14) comprises a state machine (22) that is configured to define a detection phase and a jamming phase of the respective responsive jammer (12, 14), and wherein the state machines (22) of the responsive jammers (12, 14) are synchronized with each other.
  2. The jamming system according to claim 1, wherein the individual detection phases and jamming phases of the at least two responsive jammers are defined such that different kinds of phases do not overlap with each other.
  3. The jamming system according to claim 1 or 2, wherein the responsive jammers (12, 14) are operated commonly in their detection phases or jamming phases or wherein the responsive jammers are operated in a subsequent manner.
  4. The jamming system according to any of the preceding claims, wherein the state machines (22) are configured to receive a signal from an external global navigation satellite system (26), thereby synchronizing themselves.
  5. The jamming system according to any of the preceding claims, wherein the state machines (22) are configured to synchronize themselves by receiving a clock signal from an external clock (24).
  6. The jamming system according to any of the preceding claims, wherein a guard time is provided between the detection phase and the jamming phase.
  7. The jamming system according to any of the preceding claims, wherein each state machine (22) is configured to provide a settable guard time.
  8. The jamming system according to any of the preceding claims, wherein the radio frequency signal received is a frequency-agile radio frequency signal.
  9. A method of operating a jamming system (10) with at least two responsive jammers (12, 14), wherein each responsive jammer (12, 14) comprises a detector (18) and an exciter (20), wherein the respective detector (18) is configured to receive a radio frequency signal, and wherein the respective exciter (20) is configured to generate a jamming signal that disturbs the radio frequency signal received, wherein a detection phase and a jamming phase of the responsive jammer (12, 14) are defined by means of a state machine (22) of the respective responsive jammer (12, 14), and wherein the state machines (22) of the responsive jammers (12, 14) are synchronized with each other.
  10. The method according to claim 9, wherein the individual detection phases and jamming phases of the at least two responsive jammers (12, 14) are defined such that different kinds of phases do not overlap with each other.
  11. The method according to claim 9 or 10, wherein the state machines (22) receive a signal from an external global navigation satellite system (26), thereby synchronizing themselves.
  12. The method according to any of the claims 9 to 11, wherein the state machines (22) synchronize themselves by receiving a clock signal from an external clock (24).
  13. The method according to any of the claims 9 to 12, wherein each of the state machines (22) has a guard time between the detection phase and the jamming phase.
  14. The method according to claim 13, wherein the respective guard time is settable.
  15. The method according to claim 13 or 14, wherein the guard time is set such that the guard time corresponds to the maximum run-time of the jamming signal generated by the respective exciter (20) of one responsive jammer (12, 14) to the detector (18) of another responsive jammer (12, 14) in the jamming system (10).
EP21164510.6A 2021-03-24 2021-03-24 Jamming system as well as method of operating jamming system Active EP4064593B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP21164510.6A EP4064593B1 (en) 2021-03-24 2021-03-24 Jamming system as well as method of operating jamming system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP21164510.6A EP4064593B1 (en) 2021-03-24 2021-03-24 Jamming system as well as method of operating jamming system

Publications (2)

Publication Number Publication Date
EP4064593A1 true EP4064593A1 (en) 2022-09-28
EP4064593B1 EP4064593B1 (en) 2025-02-12

Family

ID=75203144

Family Applications (1)

Application Number Title Priority Date Filing Date
EP21164510.6A Active EP4064593B1 (en) 2021-03-24 2021-03-24 Jamming system as well as method of operating jamming system

Country Status (1)

Country Link
EP (1) EP4064593B1 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007081625A2 (en) * 2005-12-07 2007-07-19 Sierra Nevada Corporation Communications and data link jammer incorporating fiber-optic delay line technology
US20090061759A1 (en) * 2006-03-24 2009-03-05 Robert Eugene Stoddard Regenerative jammer with multiple jamming algorithms
US20160294502A1 (en) * 2015-03-31 2016-10-06 Allen-Vanguard Corporation Event Sequencer For A Radio Frequency System

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007081625A2 (en) * 2005-12-07 2007-07-19 Sierra Nevada Corporation Communications and data link jammer incorporating fiber-optic delay line technology
US20090061759A1 (en) * 2006-03-24 2009-03-05 Robert Eugene Stoddard Regenerative jammer with multiple jamming algorithms
US20160294502A1 (en) * 2015-03-31 2016-10-06 Allen-Vanguard Corporation Event Sequencer For A Radio Frequency System

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
YONGLE WU ET AL: "Anti-Jamming Games in Multi-Channel Cognitive Radio Networks", IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, IEEE SERVICE CENTER, PISCATAWAY, US, vol. 30, no. 1, 1 January 2012 (2012-01-01), pages 4 - 15, XP011391101, ISSN: 0733-8716, DOI: 10.1109/JSAC.2012.120102 *

Also Published As

Publication number Publication date
EP4064593B1 (en) 2025-02-12

Similar Documents

Publication Publication Date Title
EP2154543B1 (en) Method and system for calibrating group delay errors in a combined GPS and GLONASS receiver
US5510797A (en) Provision of SPS timing signals
US8847814B2 (en) FMCW radar sensor for motor vehicles
US20110080322A1 (en) Method and system for calibrating group delay errors in a combined gps and glonass receiver
JP4733185B2 (en) Deployable antenna system
US20050242990A1 (en) Signal path system and method for a ranging signal receiver
EP2194393A2 (en) Method and system for a single RF front-end for GPS, Galileo, and Glonass
US20140111378A1 (en) Method and apparatus for removing spoofing signal in satellite navigation system
EP1661426B1 (en) Method for the mitigation of cdma cross-correlation artifacts and the improvement of signal-to-noise ratios in tdma location networks
EP0292912A1 (en) Device for radar with pulse-to-pulse frequency agility, utilized for the detection and recognition of multiple-time-around echoes
EP4064593A1 (en) Jamming system as well as method of operating jamming system
US10401475B2 (en) Multiple modulation element radar waveform generation
US5793328A (en) Method and apparatus for determining position using global positioning satellites
EP2913690B1 (en) Positioning system and method
JP2008209248A (en) Timing signal generation device
JP2002523752A (en) Split C / A code receiver
US6753806B1 (en) Methods and apparatus to compensate for zero Doppler returns
JP5976413B2 (en) Radar system, transmitter, receiver and radar system transmission / reception method
FI116002B (en) The positioning receiver
JP3753351B2 (en) GLONASS receiver
JP2005091174A (en) Radar equipment
CN112485762B (en) Dual-frequency radar
JPH05322947A (en) Phased array antenna monitoring method
US20250258275A1 (en) System for muitiple radars and operation method thereof
Cobb et al. Test results for the IN500 airport pseudolite

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN PUBLISHED

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20230103

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230525

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20241121

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CY CZ DE DK EE ES FI FR GB GR HR HU IS IT LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CY CZ DE DK EE ES FI FR GB GR HR HU IS IT LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602021025852

Country of ref document: DE

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: AT

Payment date: 20250417

Year of fee payment: 5

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250512

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250612

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250512

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250612

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250513

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1767117

Country of ref document: AT

Kind code of ref document: T

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602021025852

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20250324

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20250331

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20250212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20250331

26N No opposition filed

Effective date: 20251113

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20260324

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20260320

Year of fee payment: 6

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20260324

Year of fee payment: 6