EP2882120A1 - A method and apparatus for mitigation of packet delay variation - Google Patents
A method and apparatus for mitigation of packet delay variation Download PDFInfo
- Publication number
- EP2882120A1 EP2882120A1 EP13196120.3A EP13196120A EP2882120A1 EP 2882120 A1 EP2882120 A1 EP 2882120A1 EP 13196120 A EP13196120 A EP 13196120A EP 2882120 A1 EP2882120 A1 EP 2882120A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- event message
- packet
- timestamp
- delay
- network device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
- H04L7/0033—Correction by delay
- H04L7/0037—Delay of clock signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/28—Flow control; Congestion control in relation to timing considerations
- H04L47/283—Flow control; Congestion control in relation to timing considerations in response to processing delays, e.g. caused by jitter or round trip time [RTT]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0658—Clock or time synchronisation among packet nodes
- H04J3/0661—Clock or time synchronisation among packet nodes using timestamps
- H04J3/0664—Clock or time synchronisation among packet nodes using timestamps unidirectional timestamps
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
- H04L43/0852—Delays
- H04L43/0858—One way delays
Definitions
- the invention relates to a method and apparatus for mitigation of packet delay variation (PDV) in a packet-based network and in particular to an apparatus and method for mitigation of packet delay variation in packet-based synchronization networks.
- PDV packet delay variation
- Segmentation of the synchronization network e.g. IEEE1588 boundary clocks for providing residency time correction as in IEEE1588 transparent clocks can require that every device or node in the synchronization path forms an active participant in the timing protocol.
- An alternative conventional approach is to provide that every device in the path for the synchronization stream does have a fixed delay. This is typically but not always achieved by minimizing the delay in each device using traffic management techniques.
- some conventional dynamic buffer allocation techniques have been proposed for specific applications relating to voice transport or circuit emulation services. However, these conventional dynamic buffer allocation techniques depend on the rate of transmission of packets of interest being constant and do not employ timestamps.
- a method for mitigation of packet delay variation in a packet-based network comprises:
- the event message is formed by a synchronization event message generated by a master clock device of said packet-based network.
- the timestamp embedded in the received event message is generated by the master clock device and indicates the origin time of the event message.
- the event message is formed by a protocol event message of a transport protocol of said packet-based network.
- the event message is carried as payload data in a data packet of said packet-based network.
- each data packet received at the ingress port of said network device is automatically timestamped with the local ingress timestamp and the received timestamped data packet is examined to decide whether it is a protocol event message or carries an event message as payload data.
- the local ingress timestamp of said timestamped data packet is discarded and the received data packet is loaded into a data buffer of said network device to be forwarded via said egress port of said network device.
- the event message is loaded into an event message buffer of said network device to be forwarded via said egress port of said network device.
- the calculation of the time offset between the extracted embedded timestamp and the local ingress time stamp of the received event message is performed by a computation unit which records the calculated time offset as a maximum observed delay, if the calculated time offset exceeds a previously recorded maximum observed delay.
- the computation unit of said network device receives a preset starting value of the time offset via a communication port of said network device.
- the invention further provides an apparatus comprising the features of claim 10.
- the invention provides according to a second aspect an apparatus for mitigation of packet delay variation in a packet-based network, wherein said apparatus comprises:
- the apparatus comprises a local clock generation circuit providing a local internal clock of the apparatus to generate the local ingress timestamps.
- the local internal clock provided by the local clock generation circuit is synchronized, syntonized or corrected by rate estimation of the master clock device rate.
- the apparatus comprises an egress transmit buffer memory adapted to buffer the timestamped event messages and to output the event messages to the egress port according to the internal transmission delay time provided by the computation unit.
- the apparatus is integrated in a router network device.
- the apparatus is integrated in a bridge network device of said packet-based network.
- the apparatus is a demarcation apparatus located at the edge of a packet-based network of a transport service provider.
- the invention further provides according to a third aspect a packet-based network comprising at least one apparatus according to the second aspect of the present invention.
- an apparatus 1 for mitigation of packet delay variation, PDV, in a packet-based network can comprise in the shown embodiment at least one ingress port 2 and at least one egress port 3.
- the apparatus 1 as shown in Fig. 1 can in a possible embodiment be integrated in a router network device or a bridge network device of the packet-based network. Further, the apparatus 1 can form a demarcation apparatus located at the edge of a packet-based network of a transport service provider. The number of ingress ports 2 and egress ports 3 of the apparatus 1 can vary.
- the ingress port 2 of the apparatus 1 is adapted to receive messages, in particular event messages from other network devices within the network.
- Each received event message is timestamped with a local ingress timestamp at the instant of reception of said event message using a local internal clock of the network device comprising the apparatus 1 as shown in Fig. 1 .
- the received event message is timestamped by a timestamp unit 4 using a local internal clock , CLK int , generated by a local clock generation circuit 5.
- the local clock generation circuit 5 provides the local internal clock CLK int of the network device, wherein the local internal clock can be used by the timestamp unit 4 to generate local ingress timestamps TS.
- the generated local ingress timestamps TS are used to timestamp the received event messages.
- the local ingress timestamps TS used by the timestamp unit 4 to timestamp the received event messages are supplied also to a computation unit 6 of the apparatus 1 as illustrated in Fig. 1 .
- the apparatus 1 further comprises an extraction unit 7 adapted to extract a timestamp t 1 embedded in the received event message. This extracted timestamp t 1 is also provided to the computation unit 6 as illustrated in Fig. 1 .
- the computation unit 6 computes the time offset between the extracted embedded timestamp t 1 and the local ingress timestamp t 2 of the received event message to record the calculated time offset t diff as the maximum observed delay t diffmax , if the calculated time offset t diff exceeds a previously recorded maximum observed delay.
- the maximum observed delay t diffmax can be temporarily stored in a local memory of the computation unit 6.
- the computation unit 6 is further adapted to adjust an internal transmission delay time before onward transmission of the event message from the egress port 3 of the network device depending on a time difference between the recorded maximum observed delay t diffmax and the calculated time offset t diff of the respective event message to minimize the packet delay variation, PDV, at the egress port 3 of the network device.
- the apparatus 1 comprises in the illustrated embodiment an egress transmit buffer memory 8.
- the event message received at the ingress port 2 of the apparatus 1 can be formed by a synchronization event message generated by a master clock device of the packet-based network.
- the timestamp t 1 embedded in the received event message can be generated by this master clock device and can indicate in a possible embodiment the origin time of the respective event message.
- the event message received at the ingress ports 2 of the apparatus 1 can be formed by a protocol event message of a transport protocol of said packet-based network.
- the event message can also be carried as payload data in a data packet of the packet-based network.
- Each data packet received at the ingress port 2 of the apparatus or network device 1 is automatically timestamped as a timestamp unit 4 of the apparatus 1 with the local ingress timestamp using the local internal clock provided by the clock generation circuit 5 and each received timestamped data packet is then examined to decide whether it is a protocol event message or does carry an event message as payload data.
- the local ingress timestamp of said timestamped data packet is discarded and the received data packet is loaded into a data buffer 9 of the apparatus 1 to be forwarded via said egress port 3 of the network device.
- the event message is loaded into the event message buffer 8 of the apparatus 1 to be forwarded via the egress port 3 of the network device.
- a value for the ceiling delay i.e. the maximum observed delay of the event messages from the source to the ingress port 2 can be obtained.
- This value is used to dynamically adjust the internal delay before onward transmission of the respective event messages with a lower observed delay such that the variation in overall delay seen at the egress port 3 of the network device is minimized. Accordingly, with the method and apparatus 1 according to the present invention no attempt is made to minimize the absolute delay but the packet delay variation, PDV, is minimized or mitigated.
- a maximum delay can be preconfigured to a user defined value.
- the computation unit 6 of the network device receives a preset starting value of the time offset via a communication port 10 of the apparatus 1 as illustrated in Fig. 1 .
- the total delay to be maintained is not immediately set to a new observed maximum, but can increment the target delay in response to new maximum observed delays.
- the simple peak detection and hold of network delay is computationally less complex than relying on the calculation of mean delays and distribution metrics for the packet stream.
- the apparatus 1 provides an adapted delay based on a ceiling delay.
- ingress synchronization event messages are timestamped using a local internal clock of the network device. Then, an offset between an embedded timestamp of the received synchronization event message and an ingress timestamp is calculated. From the calculated offset a delay value is inferred and a maximum observed value is recorded and maintained. If the calculated offset indicates that the delay for the current packet is less than the maximum observed delay, the respective packet is delayed by a difference between the maximum and current delay plus eventually a device latency. The resulting delay from the source observed at the egress port 3 is maintained constant. If the calculated offset indicates that the current packet delay is higher than the stored maximum, the respective packet is forwarded as soon as possible and the maximum delay is updated.
- Fig. 2 shows a flowchart of a possible embodiment of the method according to an aspect of the present invention.
- a first step S1 event messages are received at the ingress port 2 of the apparatus or network device 1 and each received event message is timestamped with a local ingress timestamp t 2 at the instant of reception of the event message using a local internal clock of the apparatus 1.
- This local internal clock can be generated in a possible embodiment by a local clock generation circuit of the apparatus 1.
- a timestamp t 1 embedded in the received event message is extracted and a time offset t diff is calculated between the extracted embedded timestamp t 1 and the local ingress timestamp t 2 of the received event message.
- the calculated time offset t diff is recorded as a maximum observed delay, if the calculated time offset exceeds a previously recorded maximum offset delay.
- an internal transmission delay time before onward transmission of the event message from an egress port 3 of the network device is adjusted depending on a time difference between the recorded maximum observed delay t diffmax and the calculated time offset t diff of the event message to minimize the packet delay variation, PDV, at the egress port 3 of the network device.
- the method and apparatus according to the present invention unlike conventional approaches no modification or participation in the time transport protocol is required. With the method and apparatus according to the present invention, the only requirement is that embedded timestamps in the protocol event messages are accessible. With the method according to the present invention, the packet delay variation, PDV, seen at the egress port 3 of the network device is reduced and minimized without the need for a full on path support or other PDV minimization strategies in other upstream network devices. Accordingly, the method of the present invention is easy to implement without additional complex circuitry and provides a robust and resilient as well as reliable mitigation or minimization of packet delay variation, PDV, within the packet-based network. By reducing the packet delay variation, PDV, a degradation of the recovered clock quality can be avoided. Further, by reducing the packet delay variation, PDV, the computational load in slave devices can be diminished. With the method and apparatus according to the present invention, the performance of the recovered clock signal can be increased and possible jitter is reduced.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Environmental & Geological Engineering (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
Description
- The invention relates to a method and apparatus for mitigation of packet delay variation (PDV) in a packet-based network and in particular to an apparatus and method for mitigation of packet delay variation in packet-based synchronization networks.
- Conventional packet-based synchronization methods such as NTP or PTP (IEEE1588) while insensitive to static delay are sensitive to packet delay variation. Packet delay variation degrades the quality of any clock signal recovered from a packet stream within the network. Conventional approaches to the mitigation of this effect require that every node in the network is protocol aware, and thus in some cases actively modify the synchronization packet stream, e.g. the PTP transparent clocks.
- Segmentation of the synchronization network, e.g. IEEE1588 boundary clocks for providing residency time correction as in IEEE1588 transparent clocks can require that every device or node in the synchronization path forms an active participant in the timing protocol. An alternative conventional approach is to provide that every device in the path for the synchronization stream does have a fixed delay. This is typically but not always achieved by minimizing the delay in each device using traffic management techniques. Further, some conventional dynamic buffer allocation techniques have been proposed for specific applications relating to voice transport or circuit emulation services. However, these conventional dynamic buffer allocation techniques depend on the rate of transmission of packets of interest being constant and do not employ timestamps.
- Accordingly, there is a need for a method and apparatus for mitigation of packet delay variation in a packet-based network which overcome the above-mentioned drawbacks and which can minimize a packet delay variation within the network.
- This object is achieved by a method comprising the features of claim 1.
- According to a first aspect of the present invention, a method for mitigation of packet delay variation in a packet-based network is provided, wherein the method comprises:
- receiving event messages at an ingress port of a network device and timestamp each received event message with a local ingress timestamp at the instant of reception of said event message using a local internal clock of said network device;
- extracting a timestamp embedded in the received event message and calculating a time offset between the extracted embedded timestamp and the local ingress timestamp of the received event message;
- recording the calculated time offset as a maximum observed delay, if the calculated time offset exceeds a previously recorded maximum observed delay; and
- adjusting an internal transmission delay time before onward transmission of the event message from an egress port of said network device depending on a time difference between the recorded maximum observed delay and the calculated time offset of the event message to minimize the packet delay variation, PDV, at the egress port of the network device.
- In a possible embodiment of the method according to the first aspect of the present invention, the event message is formed by a synchronization event message generated by a master clock device of said packet-based network.
- In a further possible embodiment of the method according to the first aspect of the present invention, the timestamp embedded in the received event message is generated by the master clock device and indicates the origin time of the event message.
- In a further possible embodiment of the method according to the first aspect of the present invention, the event message is formed by a protocol event message of a transport protocol of said packet-based network.
- In a further possible alternative embodiment of the method according to the first aspect of the present invention, the event message is carried as payload data in a data packet of said packet-based network.
- In a further possible embodiment of the method according to the first aspect of the present invention, each data packet received at the ingress port of said network device is automatically timestamped with the local ingress timestamp and the received timestamped data packet is examined to decide whether it is a protocol event message or carries an event message as payload data.
- In a further possible embodiment of the method according to the first aspect of the present invention, if the received timestamped data packet is found to be neither a protocol event message nor to carry an event message as payload data, the local ingress timestamp of said timestamped data packet is discarded and the received data packet is loaded into a data buffer of said network device to be forwarded via said egress port of said network device.
- In a still further possible embodiment of the method according to the first aspect of the present invention, if the received timestamped data packet is found to be a protocol event message or to carry an event message as payload data, the event message is loaded into an event message buffer of said network device to be forwarded via said egress port of said network device.
- In a still further possible embodiment of the method according to the first aspect of the present invention, the calculation of the time offset between the extracted embedded timestamp and the local ingress time stamp of the received event message is performed by a computation unit which records the calculated time offset as a maximum observed delay, if the calculated time offset exceeds a previously recorded maximum observed delay.
- In a still further possible embodiment of the method according to the first aspect of the present invention, the computation unit of said network device receives a preset starting value of the time offset via a communication port of said network device.
- The invention further provides an apparatus comprising the features of claim 10.
- Accordingly, the invention provides according to a second aspect an apparatus for mitigation of packet delay variation in a packet-based network, wherein said apparatus comprises:
- an ingress port adapted to receive event messages, wherein each received event message is timestamped with a local ingress timestamp at the instant of reception of said event message using a local internal clock,
- an extraction unit adapted to extract a timestamp embedded in the received event message,
- a computation unit adapted to calculate a time offset between the extracted embedded timestamp and the local ingress timestamp of the received event message to record the calculated time offset as a maximum observed delay, if the calculated time offset exceeds a previously recorded maximum observed delay,
- wherein the computation unit adjusts an internal transmission delay time before onward transmission of the event message from an egress port depending on a time difference between the recorded maximum observed delay and the calculated time offset of the event message to minimize the packet delay variation at the egress port.
- In a still further possible embodiment of the apparatus according to the second aspect of the present invention, the apparatus comprises a local clock generation circuit providing a local internal clock of the apparatus to generate the local ingress timestamps.
- In a still further possible embodiment of the apparatus according to the second aspect of the present invention, the local internal clock provided by the local clock generation circuit is synchronized, syntonized or corrected by rate estimation of the master clock device rate.
- In a still further possible embodiment of the apparatus according to the second aspect of the present invention, the apparatus comprises an egress transmit buffer memory adapted to buffer the timestamped event messages and to output the event messages to the egress port according to the internal transmission delay time provided by the computation unit.
- In a still further possible embodiment of the apparatus according to the second aspect of the present invention, the apparatus is integrated in a router network device.
- In a still further possible embodiment of the apparatus according to the second aspect of the present invention, the apparatus is integrated in a bridge network device of said packet-based network.
- In a still further possible embodiment of the apparatus according to the second aspect of the present invention, the apparatus is a demarcation apparatus located at the edge of a packet-based network of a transport service provider.
- The invention further provides according to a third aspect a packet-based network comprising at least one apparatus according to the second aspect of the present invention.
- In the following, possible embodiments of the method and apparatus according to different aspects of the present invention are described with reference to the enclosed figures in more detail.
- Fig. 1
- shows a block diagram of a possible embodiment of an apparatus for mitigation of packet delay variation according to an aspect of the present invention;
- Fig. 2
- shows a flowchart for illustrating a possible embodiment of a method for mitigation of packet delay variation in a packet-based network according to a further aspect of the present invention.
- As can be seen in
Fig. 1 , an apparatus 1 for mitigation of packet delay variation, PDV, in a packet-based network can comprise in the shown embodiment at least oneingress port 2 and at least oneegress port 3. The apparatus 1 as shown inFig. 1 can in a possible embodiment be integrated in a router network device or a bridge network device of the packet-based network. Further, the apparatus 1 can form a demarcation apparatus located at the edge of a packet-based network of a transport service provider. The number ofingress ports 2 andegress ports 3 of the apparatus 1 can vary. - The
ingress port 2 of the apparatus 1 is adapted to receive messages, in particular event messages from other network devices within the network. Each received event message is timestamped with a local ingress timestamp at the instant of reception of said event message using a local internal clock of the network device comprising the apparatus 1 as shown inFig. 1 . In the embodiment illustrated inFig. 1 , the received event message is timestamped by atimestamp unit 4 using a local internal clock , CLKint, generated by a localclock generation circuit 5. The localclock generation circuit 5 provides the local internal clock CLKint of the network device, wherein the local internal clock can be used by thetimestamp unit 4 to generate local ingress timestamps TS. The generated local ingress timestamps TS are used to timestamp the received event messages. The local ingress timestamps TS used by thetimestamp unit 4 to timestamp the received event messages are supplied also to acomputation unit 6 of the apparatus 1 as illustrated inFig. 1 . The apparatus 1 further comprises anextraction unit 7 adapted to extract a timestamp t1 embedded in the received event message. This extracted timestamp t1 is also provided to thecomputation unit 6 as illustrated inFig. 1 . Thecomputation unit 6 is adapted to calculate a time offset (tdiff) between the extracted embedded timestamp t1 received from theextraction unit 7 and the local ingress timestamp t2 of the received event message received from the timestamp unit 4 - The
computation unit 6 computes the time offset between the extracted embedded timestamp t1 and the local ingress timestamp t2 of the received event message to record the calculated time offset tdiff as the maximum observed delay tdiffmax, if the calculated time offset tdiff exceeds a previously recorded maximum observed delay. In a possible embodiment, the maximum observed delay tdiffmax can be temporarily stored in a local memory of thecomputation unit 6. Thecomputation unit 6 is further adapted to adjust an internal transmission delay time before onward transmission of the event message from theegress port 3 of the network device depending on a time difference between the recorded maximum observed delay tdiffmax and the calculated time offset tdiff of the respective event message to minimize the packet delay variation, PDV, at theegress port 3 of the network device. - As shown in
Fig. 1 , the apparatus 1 comprises in the illustrated embodiment an egresstransmit buffer memory 8. The egresstransmit buffer memory 8 is adapted to buffer the timestamped event messages and to output the event messages to theegress port 3 of the apparatus 1 according to the internal transmission delay time (wait time) provided by thecomputation unit 6 of the apparatus 1. - The event message received at the
ingress port 2 of the apparatus 1 can be formed by a synchronization event message generated by a master clock device of the packet-based network. The timestamp t1 embedded in the received event message can be generated by this master clock device and can indicate in a possible embodiment the origin time of the respective event message. - In a possible embodiment, the event message received at the
ingress ports 2 of the apparatus 1 can be formed by a protocol event message of a transport protocol of said packet-based network. In a still further alternative embodiment, the event message can also be carried as payload data in a data packet of the packet-based network. - Each data packet received at the
ingress port 2 of the apparatus or network device 1 is automatically timestamped as atimestamp unit 4 of the apparatus 1 with the local ingress timestamp using the local internal clock provided by theclock generation circuit 5 and each received timestamped data packet is then examined to decide whether it is a protocol event message or does carry an event message as payload data. - If the received timestamped data packet is found to be neither a protocol event message nor to carry an event message as payload data, in a possible embodiment, the local ingress timestamp of said timestamped data packet is discarded and the received data packet is loaded into a
data buffer 9 of the apparatus 1 to be forwarded via saidegress port 3 of the network device. In contrast, if the received timestamped data packet is found to be a protocol event message or to carry an event message as payload data, the event message is loaded into theevent message buffer 8 of the apparatus 1 to be forwarded via theegress port 3 of the network device. - By inspection of the timestamps TS embedded in the received event messages, in particular synchronization event messages, on arrival at the network device and by comparing them to the internal time of the network device at the instant of arrival of the data packet in question, a value for the ceiling delay, i.e. the maximum observed delay of the event messages from the source to the
ingress port 2 can be obtained. This value is used to dynamically adjust the internal delay before onward transmission of the respective event messages with a lower observed delay such that the variation in overall delay seen at theegress port 3 of the network device is minimized. Accordingly, with the method and apparatus 1 according to the present invention no attempt is made to minimize the absolute delay but the packet delay variation, PDV, is minimized or mitigated. - In a possible embodiment, a maximum delay can be preconfigured to a user defined value. In a possible embodiment, the
computation unit 6 of the network device receives a preset starting value of the time offset via a communication port 10 of the apparatus 1 as illustrated inFig. 1 . - In a further possible embodiment, the total delay to be maintained is not immediately set to a new observed maximum, but can increment the target delay in response to new maximum observed delays. The simple peak detection and hold of network delay is computationally less complex than relying on the calculation of mean delays and distribution metrics for the packet stream.
- Accordingly, the apparatus 1 according to the present invention as illustrated in
Fig. 1 provides an adapted delay based on a ceiling delay. In a possible embodiment, ingress synchronization event messages are timestamped using a local internal clock of the network device. Then, an offset between an embedded timestamp of the received synchronization event message and an ingress timestamp is calculated. From the calculated offset a delay value is inferred and a maximum observed value is recorded and maintained. If the calculated offset indicates that the delay for the current packet is less than the maximum observed delay, the respective packet is delayed by a difference between the maximum and current delay plus eventually a device latency. The resulting delay from the source observed at theegress port 3 is maintained constant. If the calculated offset indicates that the current packet delay is higher than the stored maximum, the respective packet is forwarded as soon as possible and the maximum delay is updated. -
Fig. 2 shows a flowchart of a possible embodiment of the method according to an aspect of the present invention. - In a first step S1, event messages are received at the
ingress port 2 of the apparatus or network device 1 and each received event message is timestamped with a local ingress timestamp t2 at the instant of reception of the event message using a local internal clock of the apparatus 1. This local internal clock can be generated in a possible embodiment by a local clock generation circuit of the apparatus 1. - In a further step S2, a timestamp t1 embedded in the received event message is extracted and a time offset tdiff is calculated between the extracted embedded timestamp t1 and the local ingress timestamp t2 of the received event message.
- In a further step S3, the calculated time offset tdiff is recorded as a maximum observed delay, if the calculated time offset exceeds a previously recorded maximum offset delay.
- Finally, in a step S4, an internal transmission delay time before onward transmission of the event message from an
egress port 3 of the network device is adjusted depending on a time difference between the recorded maximum observed delay tdiffmax and the calculated time offset tdiff of the event message to minimize the packet delay variation, PDV, at theegress port 3 of the network device. - With the method and apparatus according to the present invention, unlike conventional approaches no modification or participation in the time transport protocol is required. With the method and apparatus according to the present invention, the only requirement is that embedded timestamps in the protocol event messages are accessible. With the method according to the present invention, the packet delay variation, PDV, seen at the
egress port 3 of the network device is reduced and minimized without the need for a full on path support or other PDV minimization strategies in other upstream network devices. Accordingly, the method of the present invention is easy to implement without additional complex circuitry and provides a robust and resilient as well as reliable mitigation or minimization of packet delay variation, PDV, within the packet-based network. By reducing the packet delay variation, PDV, a degradation of the recovered clock quality can be avoided. Further, by reducing the packet delay variation, PDV, the computational load in slave devices can be diminished. With the method and apparatus according to the present invention, the performance of the recovered clock signal can be increased and possible jitter is reduced.
Claims (15)
- A method for mitigation of packet delay variation, PDV, in a packet-based network,
the method comprising:(a) receiving (S1) event messages at an ingress port (2) of a network device and timestamp each received event message with a local ingress timestamp (t2) at the instant of reception of said event message using a local internal clock (CLKint) of said network device;(b) extracting (S2) a timestamp (t1) embedded in the received event message and calculating a time offset (tdiff) between the extracted embedded timestamp (t1) and the local ingress timestamp (t2) of the received event message;(c) recording (S3) the calculated time offset (tdiff) as a maximum observed delay (tdiffmax), if the calculated time offset (tdiff) exceeds a previously recorded maximum observed delay; and(d) adjusting (S4) an internal transmission delay time before onward transmission of the event message from an egress port (3) of said network device depending on a time difference between the recorded maximum observed delay (tdiffmax) and the calculated time offset (tdiff) of the event message to minimize the packet delay variation, PDV, at the egress port (3) of the network device. - The method according to claim 1,
wherein the event message is formed by a synchronization event message generated by a master clock device of said packet-based network. - The method according to claim 2,
wherein the timestamp (t1) embedded in the received event message is generated by the master clock device and indicates the origin time of the event message. - The method according to one of the preceding claims 1 to 3,
wherein the event message is formed by a protocol event message of a transport protocol of said packet-based network or is carried as payload data in a data packet of said packet-based network. - The method according to one of the preceding claims 1 to 4,
wherein each data packet received at the ingress port (2) of said network device is automatically timestamped with the local ingress timestamp (t2) and the received timestamped data packet is examined to decide whether it is a protocol event message or carries an event message as payload data. - The method according to claim 5,
wherein if the received timestamped data packet is found to be neither a protocol event message nor to carry an event message as payload data, the local ingress timestamp (t2) of said timestamped data packet is discarded and the received data packet is loaded into a data buffer (9) of said network device to be forwarded via said egress port (3) of said network device. - The method according to claim 5,
wherein if the received timestamped data packet is found to be a protocol event message or to carry an event message as payload data, the event message is loaded into an event message buffer (8) of said network device to be forwarded via said egress port (3) of said network device. - The method according to one of the preceding claims 1 to 7,
wherein the calculation of the time offset (tdiff) between the extracted embedded timestamp (t1) and the local ingress time stamp (t2) of the received event message is performed by a computation unit (6) which records the calculated time offset (tdiff) as a maximum observed delay (tdiffmax), if the calculated time offset (tdiff) exceeds a previously recorded maximum observed delay. - The method according to claim 1,
wherein the computation unit (6) of said network device receives a preset starting value of the time offset (tdiff) via a communication port (10) of said network device. - An apparatus for mitigation of packet delay variation, PDV, in a packet-based network, said apparatus (1) comprising:an ingress port (2) adapted to receive event messages,wherein each received event message is timestamped with a local ingress timestamp (t2) at the instant of reception of said event message using a local internal clock (CLKint) ;an extraction unit (7) adapted to extract a timestamp (t1) embedded in the received event message;a computation unit (6) adapted to calculate a time offset between the extracted embedded timestamp (t1) and the local ingress timestamp (t2) of the received event message to record the calculated time offset (tdiff) as a maximum observed delay (tdiffmax), if the calculated time offset (tdiff) exceeds a previously recorded maximum observed delay,wherein the computation unit (6) adjusts an internal transmission delay time before onward transmission of the event message from an egress port (3) depending on a time difference between the recorded maximum observed delay (tdiffmax) and the calculated time offset (tdiff) of the event message to minimize the packet delay variation, PDV, at the egress port (3).
- The apparatus according to claim 10,
wherein the apparatus (1) comprises a local clock generation circuit (5) providing the local internal clock (CLKint) of the apparatus (1) to generate the local ingress timestamps, wherein the local internal clock (CLKint) is synchronized; syntonized or corrected by rate estimation to the master clock device rate. - The apparatus according to claim 10 or 11 comprising an egress transmit buffer memory (8) adapted to buffer the timestamped event messages and to output the event messages to the egress port (3) according to the internal transmission delay time provided by the computation unit (6).
- The apparatus according to one of the preceding claims 10 to 12,
wherein the apparatus (1) is integrated in a router network device or a bridge network device of said packet-based network. - The apparatus according to one of the preceding claims 10 to 12,
wherein the apparatus (1) is a demarcation apparatus located at the edge of a packet-based network of a transport service provider. - A packet-based network comprising at least one apparatus (1) according to any of the preceding claims 10 to 14.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP13196120.3A EP2882120B1 (en) | 2013-12-06 | 2013-12-06 | A method and apparatus for mitigation of packet delay variation |
| US14/562,062 US9596072B2 (en) | 2013-12-06 | 2014-12-05 | Method and apparatus for mitigation of packet delay variation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP13196120.3A EP2882120B1 (en) | 2013-12-06 | 2013-12-06 | A method and apparatus for mitigation of packet delay variation |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| EP2882120A1 true EP2882120A1 (en) | 2015-06-10 |
| EP2882120B1 EP2882120B1 (en) | 2016-03-09 |
Family
ID=49726600
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EP13196120.3A Active EP2882120B1 (en) | 2013-12-06 | 2013-12-06 | A method and apparatus for mitigation of packet delay variation |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US9596072B2 (en) |
| EP (1) | EP2882120B1 (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107294870A (en) * | 2016-04-05 | 2017-10-24 | 中兴通讯股份有限公司 | Message sending, receiving method and device and message processing method and system |
| WO2018063481A1 (en) * | 2016-09-28 | 2018-04-05 | Arris Enterprises Llc | Packet prioritization based on packet time stamp information |
| WO2019012246A1 (en) * | 2017-07-13 | 2019-01-17 | Transpacket As | Packet-based communication |
| CN113329439A (en) * | 2021-05-28 | 2021-08-31 | 重庆邮电大学 | Resource allocation method based on transmission delay |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102318736B1 (en) * | 2015-01-20 | 2021-10-29 | 삼성전자주식회사 | Method and apparatus for transmitting data in electronic device |
| US9891966B2 (en) | 2015-02-10 | 2018-02-13 | Red Hat, Inc. | Idempotent mode of executing commands triggered by complex event processing |
| US10423468B2 (en) * | 2015-02-10 | 2019-09-24 | Red Hat, Inc. | Complex event processing using pseudo-clock |
| US9847922B2 (en) * | 2015-03-18 | 2017-12-19 | Arista Networks, Inc. | System and method for continuous measurement of transit latency in individual data switches and multi-device topologies |
| US10778361B1 (en) * | 2019-03-04 | 2020-09-15 | Mellanox Technologies Tlv Ltd. | Stream synchronization |
| EP4149026B1 (en) * | 2021-09-09 | 2024-04-03 | Adtran Networks SE | System and method of clock recovery in a packet-compatible network |
| US12120035B2 (en) * | 2022-06-20 | 2024-10-15 | Mellanox Technologies, Ltd. | Latency detection using multiple clocks, including determination of whether latency exceeds a threshold |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2000048421A1 (en) * | 1999-02-12 | 2000-08-17 | Koninklijke Philips Electronics N.V. | Method of and apparatus for isochronous data communication |
| EP1143671A2 (en) * | 2000-04-07 | 2001-10-10 | NTT DoCoMo, Inc. | Device and method for reducing delay jitter in data transmission |
| US20050232309A1 (en) * | 2004-04-17 | 2005-10-20 | Innomedia Pte Ltd. | In band signal detection and presentation for IP phone |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6370125B1 (en) | 1998-10-08 | 2002-04-09 | Adtran, Inc. | Dynamic delay compensation for packet-based voice network |
| US20030112758A1 (en) | 2001-12-03 | 2003-06-19 | Pang Jon Laurent | Methods and systems for managing variable delays in packet transmission |
| ES2349122T3 (en) * | 2002-05-03 | 2010-12-28 | Cedar Point Communications, Inc. | COMMUNICATIONS SWITCHING ARCHITECTURE. |
| GB2399263A (en) * | 2003-03-07 | 2004-09-08 | Zarlink Semiconductor Ltd | Clock synchronisation over a packet network |
| WO2006097880A1 (en) * | 2005-03-18 | 2006-09-21 | Philips Intellectual Property & Standards Gmbh | Method for synchronization of network nodes |
| US8873589B2 (en) * | 2012-09-04 | 2014-10-28 | Khalifa University Of Science, Technology And Research | Methods and devices for clock synchronization |
| US8959381B2 (en) * | 2012-09-05 | 2015-02-17 | Khalifa University of Science, Technology, and Research | Method and system for clock offset and skew estimation |
| US9184861B2 (en) * | 2013-10-01 | 2015-11-10 | Khalifa University of Science, Technology, and Research | Method and devices for synchronization |
-
2013
- 2013-12-06 EP EP13196120.3A patent/EP2882120B1/en active Active
-
2014
- 2014-12-05 US US14/562,062 patent/US9596072B2/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2000048421A1 (en) * | 1999-02-12 | 2000-08-17 | Koninklijke Philips Electronics N.V. | Method of and apparatus for isochronous data communication |
| EP1143671A2 (en) * | 2000-04-07 | 2001-10-10 | NTT DoCoMo, Inc. | Device and method for reducing delay jitter in data transmission |
| US20050232309A1 (en) * | 2004-04-17 | 2005-10-20 | Innomedia Pte Ltd. | In band signal detection and presentation for IP phone |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107294870A (en) * | 2016-04-05 | 2017-10-24 | 中兴通讯股份有限公司 | Message sending, receiving method and device and message processing method and system |
| WO2018063481A1 (en) * | 2016-09-28 | 2018-04-05 | Arris Enterprises Llc | Packet prioritization based on packet time stamp information |
| US10291671B2 (en) | 2016-09-28 | 2019-05-14 | Arris Enterprises Llc | Packet prioritization based on packet time stamp information |
| GB2569477A (en) * | 2016-09-28 | 2019-06-19 | Arris Entpr Llc | Packet prioritization based on packet time stamp information |
| GB2569477B (en) * | 2016-09-28 | 2021-06-16 | Arris Entpr Llc | Packet prioritization based on packet time stamp information |
| GB2594160A (en) * | 2016-09-28 | 2021-10-20 | Arris Entpr Llc | Packet prioritization based on packet time stamp information |
| GB2594160B (en) * | 2016-09-28 | 2022-04-20 | Arris Entpr Llc | Packet prioritization based on packet time stamp information |
| WO2019012246A1 (en) * | 2017-07-13 | 2019-01-17 | Transpacket As | Packet-based communication |
| CN113329439A (en) * | 2021-05-28 | 2021-08-31 | 重庆邮电大学 | Resource allocation method based on transmission delay |
| CN113329439B (en) * | 2021-05-28 | 2022-04-05 | 重庆邮电大学 | Resource allocation method based on transmission delay |
Also Published As
| Publication number | Publication date |
|---|---|
| US20150163048A1 (en) | 2015-06-11 |
| US9596072B2 (en) | 2017-03-14 |
| EP2882120B1 (en) | 2016-03-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2882120B1 (en) | A method and apparatus for mitigation of packet delay variation | |
| US8446896B2 (en) | Time synchronization using packet-layer and physical-layer protocols | |
| CN102349251B (en) | Method for processing distributed data having a chosen type for synchronizing communication nodes of a data packet network, and associated device | |
| EP2381622B1 (en) | Update of a cumulative residence time of a packet in a packet-switched communication network | |
| US9178637B2 (en) | Method and devices for synchronization using linear programming | |
| EP1715607B1 (en) | Network device and method for forwarding timing packets through the device with a constant delay | |
| US9548831B2 (en) | Synchronizing system, synchronizing method, first synchronizing device, second synchronizing device, and computer program | |
| US20120148248A1 (en) | Transport device and clock and time synchronization method thereof | |
| CN101594673B (en) | Method and system for processing 1588 time stamp in distribution mode | |
| US8982897B2 (en) | Data block output apparatus, communication system, data block output method, and communication method | |
| US8731036B2 (en) | Packet filter-based clock synchronization system, apparatus, and method, and program thereof | |
| US9491106B2 (en) | Non-intrusive method for synchronizing master and slave clocks of a packet-switched network, and associated synchronization devices | |
| US20130145041A1 (en) | Optimizing Timing Packet Transport | |
| JP2009253842A (en) | Clock synchronization system | |
| CN102577194A (en) | Measurement and adjustment based on real-time values of dwell time in network equipment without access to real-time | |
| EP2749968A1 (en) | Time control device, time control method, and program | |
| US9065748B2 (en) | Symmetrical latency with TDM circuit emulated service | |
| CN105794130B (en) | Method and apparatus for synchronization using linear programming | |
| US10374735B2 (en) | Communication system, communication system control method, transmission device, and reception device | |
| CN1848713B (en) | Method and device for implementing sub-node frame synchronization in time division multiplexing system | |
| US10931434B2 (en) | Relay apparatus, communication system, and failure detection method | |
| US20160128012A1 (en) | Communication system, communication system control method, transmission device, and reception device | |
| EP3080951A1 (en) | Method and devices for packet selection |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
| 17P | Request for examination filed |
Effective date: 20131206 |
|
| AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| AX | Request for extension of the european patent |
Extension state: BA ME |
|
| RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: ADVA OPTICAL NETWORKING SE |
|
| R17P | Request for examination filed (corrected) |
Effective date: 20150706 |
|
| RBV | Designated contracting states (corrected) |
Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
| INTG | Intention to grant announced |
Effective date: 20150818 |
|
| GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
| GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
| AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
| REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
| REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 780167 Country of ref document: AT Kind code of ref document: T Effective date: 20160315 Ref country code: CH Ref legal event code: EP |
|
| REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602013005348 Country of ref document: DE |
|
| REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
| REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20160309 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160609 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160610 |
|
| REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 780167 Country of ref document: AT Kind code of ref document: T Effective date: 20160309 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160709 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160711 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602013005348 Country of ref document: DE |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 |
|
| PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
| STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 |
|
| 26N | No opposition filed |
Effective date: 20161212 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160609 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 |
|
| REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 |
|
| REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20170831 |
|
| REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161206 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170102 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161231 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161231 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161206 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20131206 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161206 |
|
| PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160309 |
|
| P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230630 |
|
| REG | Reference to a national code |
Ref country code: DE Ref legal event code: R081 Ref document number: 602013005348 Country of ref document: DE Owner name: ADTRAN NETWORKS SE, DE Free format text: FORMER OWNER: ADVA OPTICAL NETWORKING SE, 98617 MEININGEN, DE |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20251218 Year of fee payment: 13 |
|
| PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20251222 Year of fee payment: 13 |