EP2556535B1 - Stacked dual inductor structure - Google Patents
Stacked dual inductor structure Download PDFInfo
- Publication number
- EP2556535B1 EP2556535B1 EP10779611.2A EP10779611A EP2556535B1 EP 2556535 B1 EP2556535 B1 EP 2556535B1 EP 10779611 A EP10779611 A EP 10779611A EP 2556535 B1 EP2556535 B1 EP 2556535B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- inductor
- coil
- coils
- terminal
- conductive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000009977 dual effect Effects 0.000 title claims description 30
- 230000001939 inductive effect Effects 0.000 claims description 27
- 239000000758 substrate Substances 0.000 claims description 26
- 238000000151 deposition Methods 0.000 claims description 12
- 239000004065 semiconductor Substances 0.000 claims description 10
- 238000000034 method Methods 0.000 claims description 9
- 230000037361 pathway Effects 0.000 claims description 7
- 239000010410 layer Substances 0.000 description 156
- 239000004020 conductor Substances 0.000 description 31
- 229910052751 metal Inorganic materials 0.000 description 22
- 239000002184 metal Substances 0.000 description 22
- 230000008878 coupling Effects 0.000 description 16
- 238000010168 coupling process Methods 0.000 description 16
- 238000005859 coupling reaction Methods 0.000 description 16
- 230000001965 increasing effect Effects 0.000 description 16
- 238000004519 manufacturing process Methods 0.000 description 13
- 238000004804 winding Methods 0.000 description 13
- 230000003071 parasitic effect Effects 0.000 description 8
- 230000003247 decreasing effect Effects 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000007423 decrease Effects 0.000 description 4
- 230000002500 effect on skin Effects 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 239000011229 interlayer Substances 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 239000002131 composite material Substances 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- -1 e.g. Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 230000005426 magnetic field effect Effects 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- the embodiments disclosed within this specification relate to semiconductor integrated circuits (ICs). More particularly, the embodiments relate to a dual inductor structure implemented within an IC.
- the frequency of input signals provided to semiconductor integrated circuits (ICs) has steadily increased over time.
- IC input signals reach the radio frequency (RF) range with frequencies of approximately a gigahertz or more, complex impedances at IC input nodes become significant.
- the complex impedance of an IC input node can create impedance matching issues between the source of an input signal and an input node of the IC.
- An impedance mismatch between the source of the input signal and the input node of the IC can result in a percentage of the power of the input signal reflecting back from the input node to the source of the input signal.
- the reflection of input signal power creates inefficient delivery of input signal power to the input node.
- Complex impedances are a function of multiple small capacitances and inductances associated with devices coupled to the input node of the IC. These small capacitances and inductances can include gate capacitances, inductances and capacitances associated with interconnect lines, packaging bond wire inductances, capacitance associated with input pads, capacitances associated with electrostatic discharge structures, and the like. Since the small inductances and capacitances that form the complex impedance become more significant at higher frequencies, impedance mismatches tend to increase at higher frequencies. These impedance mismatches lead to a reduction in bandwidth of the input node.
- a matching network with the intended function of canceling complex impedances can be implemented at each IC input node.
- One such matching network is a T-coil network.
- a T-coil network includes two inductors electrically coupled in series with an input load electrically coupled to the T-coil network at the coupling point between the two inductors. The T-coil network can reduce or cancel the complex impedances associated with a capacitive load at the IC input node.
- the implementation of a T-coil network at an input node of an IC can increase the bandwidth of that input node.
- the T-coil network can improve RF system performance at the input node, for example, by reducing return loss, decreasing bit error rates, increasing power gain, and the like.
- US 2009/115562 A1 describes a spiral inductor which comprises first and second spiral conductive traces.
- the first spiral conductive trace has at least one turn.
- the second spiral conductive trace surrounds a portion of the outermost turn of the first spiral conductive trace.
- a connector electrically connects the inner end of the first spiral conductive trace to an end of the second spiral conductive trace.
- US 2005/258508 A1 describes a semiconductor device comprising first and second inductors formed on the same insulating interlayer.
- the second inductor has a smaller size than the first inductor and is arranged inside of the first inductor.
- US 2005/258508 also describes a composite inductor formed and incorporated in two adjacent lower and upper insulating interlayers.
- the composite inductor comprises first and second inductor sections, each with at least one turn, connected together in series. A conductive path extends from the connection between the first and second inductor sections
- WO 2008/014506 A2 describes a dual inductor circuit comprising an inductor-within-inductor design in which a small inductor is disposed within a large inductor. The two inductors share a ground terminal but are otherwise physically separated and independent from one another. A first inductor coils from first and second terminals to a ground terminal. A second inductor disposed inside the first inductor coils from third and fourth terminals to the ground terminal. The third and fourth terminals of the second inductor are independent from the first inductor.
- the cross-coupled first and second helical inductors comprise a first helical conductor having a first portion and a second portion, and a second helical conductor having a first portion and a second portion.
- the second helical conductor is in close proximity to the first helical conductor.
- the first helical inductor is formed by the first portion of the first helical conductor and the second portion of the second helical conductor.
- the second helical inductor is formed by the second portion of the first helical conductor and the first portion of the second helical conductor.
- WO 96/28832 A1 describes an inductor formed on a substrate using IC techniques to have a plurality of layers, where each layer has formed on it two or more coils. The coils in the various layers are connected in series.
- a first conductive coil and a second conductive coil are formed on a first insulating surface, said first conductive coil being substantially formed within the boundaries of said second conductive coil.
- a third conductive coil and a fourth conductive coil are formed on a second insulating surface overlying said first and second conductive coils, with the third conductive coil being substantially formed within the boundaries of the fourth conductive coil.
- a first end of the first conductive coil is connected to a first end of the third conductive coil; a second end of the third conductive coil is connected to a first end of the fourth conductive coil; a second end of the fourth conductive coil is connected to a first end of the second conductive coil.
- a dual inductor structure implemented within a semiconductor integrated circuit (IC), the dual inductor structure comprising: a first inductor comprising a first plurality of coils; wherein each coil of the first plurality of coils is disposed within a different one of a plurality of conductive layers, wherein the first plurality of coils is vertically stacked one directly beneath another and concentric to a vertical axis; a second inductor comprising a second plurality of coils, wherein each coil of the second plurality of coils is disposed within a different one of the plurality of conductive layers; wherein the second plurality of coils are vertically stacked one directly beneath another and concentric to the vertical axis; wherein a line-width of the first plurality of coils is greater than a line-width of the second plurality of coils; wherein the first plurality of coils of the first inductor are coupled in series with at least one via and the second plurality of coils of the
- a method of implementing a dual inductor structure within a semiconductor integrated circuit comprising: depositing a first conductive layer comprising a first coil of a first inductor and a first coil of a second inductor; depositing a first insulating layer on the first conductive layer; and depositing a second conductive layer on the first insulating layer, the second conductive layer comprising a second coil of the first inductor and a second coil of the second inductor; wherein the first and second conductive layers are electrically coupled through first vias forming a vertical conductive pathway through the first insulating layer; wherein the first and second coils of the first inductor are vertically stacked one directly beneath another, coupled in series, and concentric to a vertical axis; wherein the first and second coils of the second inductor are vertically stacked one directly beneath another, coupled in series, and concentric to the vertical axis; wherein a line-width of the each
- the DI structure can include a first inductor including a first plurality of coils. Each coil of the first plurality of coils can be disposed within a different one of a plurality of conductive layers. The first plurality of coils can be vertically stacked and concentric to a vertical axis.
- the DI structure further can include a second inductor including a second plurality of coils. Each coil of the second plurality of coils can be disposed within a different one of the plurality of conductive layers. The second plurality of coils can be vertically stacked and concentric to the vertical axis. Within each conductive layer, a coil of the second plurality of coils can be disposed within an inner perimeter of a coil of the first plurality of coils.
- Each coil of the first plurality of coils can have a single turn and a same line-width as each other coil of the first plurality of coils.
- Each coil of the second plurality of coils can have at least one turn, a same number of turns, and a same line-width as each other coil of the second plurality of coils.
- the DI structure can include a first terminal of the first inductor coupled to an input pad of the IC and a first terminal of the second inductor coupled to an internal node of the IC.
- the first terminal of the first inductor and the first terminal of the second inductor can be disposed in the conductive layer of the plurality of conductive layers that is farthest from a substrate of the IC.
- the DI structure further can include a second terminal coupled to the first inductor and the second inductor.
- the second terminal can be disposed on the conductive layer of the plurality of conductive layers that is closest to the substrate.
- the second terminal can electrically couple the first inductor and the second inductor in series.
- the DI structure can include a first terminal of the first inductor coupled to an input pad of the IC and a first terminal of the second inductor coupled to an internal node of the IC.
- the first terminal of the first inductor and the first terminal of the second inductor can be disposed on the conductive layer of the plurality of conductive layers that is closest to a substrate of the IC.
- the DI structure further can include a second terminal coupled to the first inductor and the second inductor.
- the second terminal can be disposed on the conductive layer of the plurality of conductive layers that is farthest from the substrate.
- the second terminal can electrically couple the first inductor and the second inductor in series.
- a coil of the first plurality of coils and a coil of second plurality of coils, within a same conductive layer, can be configured to flow current in a same direction.
- the line-width of the first plurality of coils can be greater than the line-width of the second plurality of coils.
- each coil of the second plurality of coils can include a greater number of turns per coil than each coil of the first plurality of coils to generate approximately a same inductive value for the first inductor and the second inductor.
- the first plurality of coils of the first inductor can be coupled in series with at least one via.
- the second plurality of coils of the second inductor also can be coupled in series with at least one via.
- the inductive value of the first inductor can be approximately equal to the inductive value of the second inductor.
- the DI structure can include a first conductive layer including a first coil of a first inductor and a first coil of a second inductor, wherein the first coil of the second inductor can be disposed within the first coil of the first inductor.
- the DI structure further can include a second conductive layer including a second coil of the first inductor and a second coil of the second inductor.
- the second coil of the first inductor can have a same line-width as, and can be vertically stacked directly beneath, the first coil of the first inductor.
- the second coil of the second inductor can have a same line-width as, and can be vertically stacked directly beneath, the first coil of the second inductor.
- the DI structure can include a third conductive layer including a third coil of the first inductor and a third coil of the second inductor.
- the third coil of the first inductor can have the same line-width as, and can be vertically stacked directly beneath, the second coil of the first inductor.
- the third coil of the second inductor can have the same line-width as, and can be vertically stacked directly beneath, the second coil of the second inductor.
- Each coil of the first inductor can be implemented as a coil including a single turn.
- Each coil of the second inductor can be implemented as a coil including at least one turn. Further, each coil of the second inductor can have a same number of turns.
- a coil of the first inductor and a coil of the second inductor, within a same conductive layer, can be configured to flow current in a same direction.
- the DI structure can include a first terminal of the first inductor coupled to an input pad of the IC and a first terminal of the second inductor coupled to an internal node of the IC.
- the first terminal of the first inductor and the first terminal of the second inductor can be disposed in the conductive layer of the plurality of conductive layers that is farthest from a substrate of the IC.
- the DI structure further can include a second terminal coupled to the first inductor and the second inductor.
- the second terminal can be disposed in the conductive layer of the plurality of conductive layers that is closest to the substrate.
- the second terminal can electrically couple the first inductor and the second inductor in series.
- the DI structure can include a first terminal of the first inductor coupled to an input pad of the IC and a first terminal of the second inductor coupled to an internal node of the IC.
- the first terminal of the first inductor and the first terminal of the second inductor can be disposed in the conductive layer of the plurality of conductive layers that is closest to the substrate.
- the DI structure further can include a second terminal coupled to the first inductor and the second inductor.
- the second terminal can be disposed on the conductive layer of the plurality of conductive layers that is farthest from the substrate.
- the second terminal can electrically couple the first inductor and the second inductor in series.
- the coils of the first inductor can be coupled in series with at least one via.
- the coils of the second inductor also can be coupled in series with at least one via.
- the T-coil network circuit can include a first inductor including a first terminal coupled to an input pad of the IC and a second terminal coupled to an input device of the IC.
- the first inductor can include a plurality of vertically stacked coils disposed within a plurality of conductive layers.
- the T-coil network circuit also can include a second inductor having a first terminal and a second terminal. The second terminal of the second inductor can be coupled to the second terminal of the first inductor.
- the second inductor can include a plurality of vertically stacked coils, wherein each coil of the second inductor includes at least one turn and has a same number of turns.
- each conductive layer of the plurality of conductive layers can include a single coil of the second inductor disposed within a single coil of the first inductor.
- the DI structure also can include a termination resistor comprising a first terminal and a second terminal. The first terminal of the termination resistor can be coupled to the first terminal of the second inductor. The second terminal of the termination resistor can be coupled to a predetermined voltage potential within the IC.
- the plurality of coils of the first inductor and the plurality of coils of the second inductor can be concentric to a vertical axis.
- a line-width of the-first inductor can be greater than a line-width of the second inductor.
- each coil of the second inductor can include a greater number of turns than each coil of the first inductor to generate approximately a same inductive value for the first inductor and the second inductor.
- the embodiments disclosed within this specification relate to semiconductor integrated circuits (ICs). More particularly, the embodiments relate to a dual inductor structure for use within an IC.
- the dual inductor structure can be implemented with both inductors constructed across two or more conductive layers available within an IC manufacturing process.
- the coils of each of the first inductor and the second inductor of the dual inductor structure can be vertically stacked in a manner that reduces an inter-winding capacitance of each inductor and that forces current to flow within an inner portion of the coils of each inductor at high frequencies.
- the low inter-winding capacitance of the dual inductor structure can increase a bandwidth improvement provided by the T-coil network when positioned at an IC input node configured to receive radio frequency (RF) signals.
- RF radio frequency
- the vertically stacked dual inductor structure allows a line-width of the coils of the first inductor to be varied with minimal change in the inductive value of the first inductor. Widening the coils of the first inductor, for example, can increase the ESD performance of the first inductor during an ESD event.
- FIG. 1 is a first topographical view illustrating a dual inductor structure 100 for implementation within an IC in accordance with one embodiment.
- FIG. 1 illustrates a first conductive layer (layer) 105 of dual inductor structure (DI structure) 100.
- the IC including DI structure 100 can include a plurality of conductive layers stacked above an IC substrate (not shown).
- layer 105 can be the conductive layer of DI structure 100 that resides highest above the IC substrate.
- regions of conductive material of predetermined dimensions can be disposed within, and surrounded by, any of a variety of insulating materials, e.g., silicon dioxide.
- the conductive material within layer 105 can include signal routing interconnect metals as well as RF device manufacturing materials typically included in a modern IC manufacturing process. Metals such as copper, aluminum, tungsten, or silicided metal layers can be used to implement the conductive material of layer 105.
- Layer 105 can include a portion of inductor 110 and a portion of inductor 115.
- a first coil of inductor 110 is disposed within layer 105.
- the first coil of inductor 110 can include a via 120 and a node 125.
- Node 125 is a first terminal of inductor 110.
- Node 125 can electrically couple the conductive material used to implement, or route, the first coil of inductor 110 within layer 105 to other components of the IC in which DI structure 100 is implemented.
- node 125 can be electrically coupled to an input pad of the IC.
- the first coil of inductor 110 on layer 105 can be implemented as a coil with a single turn. Each other coil of inductor 110 also can be implemented with a single turn as will be described in greater detail within this specification.
- line-width refers to the width of the routed conductive material used to implement each coil of inductors 110 and 115.
- line-width 140 describes the width of the conductive material used to route the single turn coil of inductor 110 on layer 105.
- line-width 140 can be constant, or substantially constant, over the entire length of the conductive material used to implement inductor 110 throughout each coil. In other embodiments, the line-width changes over the length of the conductive material.
- Via 120 can represent one or more via structures typically used within an IC manufacturing process that electrically couples different, e.g., distinct, conductive layers within an IC. As these different conductive layers can be vertically separated by an insulating layer such as, for example, field oxide, via 120 can create a vertical conductive pathway, through the insulating layer, that electrically couples layer 105 to a conductive layer below layer 105. Via 120 can be a single via, coupling two adjacent conductive layers, or two.or more vias vertically stacked to electrically couple non-adjacent conductive layers.
- an insulating layer such as, for example, field oxide
- non-adjacent conductive layers can refer to a first conductive layer and a second conductive layer that are separated by one or more additional conductive layers.
- an IC manufacturing process can include four metal interconnect layers with the first metal layer being the lowest conductive layer above the IC substrate, and thus, the closest metal layer to the IC substrate.
- the fourth metal layer can be the highest conductive layer above the IC substrate, e.g., the farthest metal layer from the IC substrate in this example. Accordingly, the first metal layer and the second metal layer are adjacent and can be electrically coupled with a single via vertically coupling the first metal layer and the second metal layer.
- the fourth metal layer and the second metal layer are non-adjacent conductive layers due to the third metal layer being disposed between the second metal layer and the fourth metal layer.
- the second metal layer and the fourth metal layer, being non-adjacent conductive layers, require a stack of two or more vias to be electrically coupled.
- the first coil of inductor 115 can include a via 130 and a node 135.
- Node 135 is a first terminal of inductor 115 that can electrically couple the conductive material used to implement, or route, the first coil of inductor 115 to other circuit components with the IC in which DI structure 100 is implemented.
- the first coil of inductor 115 on layer 105 can be implemented as a coil with at least one turn.
- each other coil of inductor 115 can be implemented with at least one turn.
- Each coil of inductor 115 can include a same or equal number of turns, whether a fractional or a whole number of turns, as will be described in greater detail within this specification.
- a line-width of the conductive material used to implement inductor 115 can be constant throughout each coil of inductor 115.
- via 130 can represent one or more via structures typically used within an IC manufacturing process to electrically couple various conductive layers within the IC manufacturing process.
- Via 130 can be a single via that electrically couples two adjacent metal layers, or two or more vertically stacked vias that electrically couple two non-adjacent conductive layers.
- the first coil of inductor 115 is disposed within an inner perimeter of the first coil of inductor 110.
- the first coils of inductor 110 and inductor 115 are concentric.
- Space 145 represents a distance between the conductive materials of inductor 110 and inductor 115. Space 145 can be determined by a variety of factors including the desired inductive values for inductors 110 and 115, required magnetic coupling between inductor 110 and 115, die area provided for the implementation of DI structure 100, or minimum metal spacing rules for the manufacturing process in which DI structure 100 is implemented. Space 145 can be constant, or substantially constant, over the length of the outer edge of inductor 115 and the inner edge of inductor 110.
- the inductive values of inductors 110 and 115, and the magnetic coupling between inductors 110 and 115 can be varied by altering the diameter of the outer perimeter of the coils of each of inductors 110 and 115. Altering the diameter of a coil can be accomplished by increasing the "hollow,” or empty area, within the inner perimeter of the coil, and/or by increasing a spacing between turns of the coil. Varying the diameter results in a change in the overall length of the metal traces used to form inductor 110 and inductor 115. Additionally or alternatively, the inductive values of inductors 110 and 115 can be altered by varying the number of conductive layers, and thereby the number of coils, used to implement inductors 110 and 115.
- the inductive values of inductors 110 and 115 can be increased by coupling an additional coil, at a lower conductive layer, to each of inductors 110 and 115.
- the inductive value of inductors 110 and 115 can be adjusted by large discrete quantities, for example, by a third coil being added to a two coil inductor.
- the diameter of the outer perimeter of the coil within each conductive layer used to implement inductors 110 and 115 can be increased to increase the inductive values of inductors 110 and 115.
- the inductive values of inductors 110 and 115, respectively, can be gradually adjusted over a continuous range.
- inductive values of inductors 110 and 115 can be decreased by removing conductive layers or by decreasing the outer perimeter of the coils of each conductive layer.
- a direction of a routing of the coils of inductors 110 and 115 must be such that current flow is in a same direction within the coils of inductors 110 and 115 when current flows in either direction between node 125 and node 135. Routing the coils of inductors 110 and 115 in such a manner creates magnetic coupling between inductors 110 and 115 within DI structure 100 during operation.
- FIG. 2 is a side view illustrating DI structure 100 of FIG. 1 in accordance with another embodiment.
- FIG. 2 illustrates the multilayer composition of inductors 110 and 115 within DI structure 100.
- like numbers will be used to refer to the same items throughout this specification.
- FIG. 2 is provided for clarity and descriptive purposes only and is not intended to limit the embodiments disclosed within this specification.
- DI structure 100 can include coils 205, 210, 215, and 220, and vias 120, 130, 235, 240, 245, and 250. As shown in FIG. 2 , only the coils of inductor 110 are visible as the coils of inductor 115 are concentrically located within the inner perimeter of inductor 110. As such, each of coils 205-220 represents a coil of inductor 110. Each of coils 205-220 resides on a different adjacent conductive layer within the IC. For example, coil 205 is disposed within layer 105. Coil 210 is disposed within layer 255. Coil 215 is disposed within layer 260. Coil 220 is disposed within layer 265.
- Each of coils 205-220 is vertically separated from an adjacent coil, or substrate 275, by an insulating layer 270.
- Each insulating layer 270 can be formed of any of a variety of insulating materials available within a modern IC manufacturing process, e.g., silicon dioxide.
- Each of coils 205-220 can be concentric to a vertical axis as can be the coils of inductor 115.
- the two or more of the coils of inductor 110 and/or inductor 115 can reside on non-adjacent conductive layers. More particularly, one or more conductive layers that do not include coils of either inductor 110 or inductor 115 can be disposed between two conductive layers that do include at least one coil of each of inductors 110 and 115.
- Vias 120, 130, and 235-250 electrically couple the coils of each of inductors 110 and 115 through insulating layers 270. Insulating layers 270 electrically isolate the four conductive layers used to implement DI structure 100. Via 120 electrically couples coil 205 to coil 210. Via 235 electrically couples coil 210 to coil 215. Via 245 electrically couples coil 215 to coil 220. In this manner, vias 120, 235, and 245 create a continuous conductive pathway comprising coils 205-220 of inductor 110. Thus, inductor 110 extends through insulating layers 270 with vias 120, 235, and 245 electrically coupling the layers 105, 255, 260, 265 used to implement inductor 110.
- vias 130, 240, and 250 electrically couple the coils of inductor 115 (not shown) together to create a continuous conductive pathway that extends through insulating layers 270.
- the horizontal position of each of vias 130, 245, and 250 can be dependent upon the number of turns used to implement the coils of inductor 115.
- the locations of vias 120, 130, and 235-250, as illustrated within FIG. 2 are shown for descriptive purposes only and are not intended to limit the embodiments disclosed within this specification.
- a skin effect begins to influence the distribution of current flow within a conductor used to implement the inductor.
- the skin effect is the tendency of an alternating electric current to distribute itself within the conductor so that the current density near the surface of the conductor is greater than that at the core of the inductor.
- the electric current tends to flow at the "skin" or surface of the conductor, at an average depth called the skin depth.
- the skin effect causes an effective resistance of the conductor to increase with the frequency of the current as less of the cross-sectional area of the conductor supports current flow.
- the inductive impedance of the conductor is large, thereby minimizing the value of the inductance of the conductor as current begins to flow largely through the surface of the conductor.
- the vertical stacking of the coils within DI structure 100 e.g., coils 205-220 and/or coils 405-420, can result in a strong magnetic coupling, i.e., where K is approximately equal to 1, between coils of DI structure 100 on adjacent conductive layers.
- K is approximately equal to 1
- a strong magnetic field can be created between coils vertically stacked on adjacent conductive layers that forces current to flow along the inner portion, or inner edge, of the conductive material used to implement each coil.
- the magnetic field created between vertically stacked coils forces current to flow along the portion of the conductive material closest to the hollow center of the coil.
- the magnetic coupling created by vertically stacking coils within DI structure 100 begins at moderate RF frequencies, e.g., frequencies exceeding approximately 5 gigaHertz (GHz). With the current flow within each vertically stacked coil forced to the inner portion of the coil, the value of the inductance of an inductor implemented with stacked coils becomes relatively independent of the line-width of the coils.
- inductor 110 When DI structure 100 is incorporated within a T-coil network within an IC, inductor 110 is typically electrically coupled to an input pad of the IC. As a result, an ESD event occurring at the input pad of the IC can result in ESD current flowing through inductor 110. Although a relatively high speed event, the frequencies associated with an ESD event typically are several orders of magnitude smaller than RF frequencies. Since ESD events are typically sub-RF frequencies events, skin effects do not significantly affect current flow within inductor 110 during ESD events.
- the line-width of the coils of inductor 110 can be increased without significantly altering the inductive value of inductor 110 and coupling coefficient between coils. Due to magnetic field effects, the line-width of the coils of inductor 110 can be increased to improve the ESD current handling capability of inductor 110 with minimal changes in the inductive value of inductor 110. The same magnetic field effects also allow inductor 115 to be implemented with a narrower line-width than inductor 110 while providing a same inductive value as inductor 110.
- a stacked inductor structure as implemented within DI structure 100 provides lower inter-winding capacitance (C BI ) than a single layer inductor.
- C BI inter-winding capacitance
- Analysis of the stacked inductor structure reveals that a parasitic capacitance associated with the stacked inductor is greatly impacted by a voltage change appearing across each coil within the different conductive layers used to implement the stacked inductor. As a result, the contribution to C BI by a coil decreases with each descending conductive layer used to create the stacked inductor.
- C BI 1/12 (4C 1 + C 2 ), where C 1 represents the capacitance associated with the top coil of the inductor and C 2 represents the capacitance associated with the bottom coil of the stacked inductor.
- C 1 represents the capacitance associated with the top coil of the inductor
- C 2 represents the capacitance associated with the bottom coil of the stacked inductor.
- C BI illustrates that increasing the number of conductive layers used to implement a stacked inductor significantly decreases the inter-winding capacitances of the stacked inductor.
- dual inductor structure 100 can achieve values for C BI as low as 6 fF for a 1 nH IC inductor.
- the reduction of C BI provided by DI structure 100 increases the self-resonance frequency of each of inductors 110 and 115 within DI structure 100. Further details of the influence of reduced C BI on T-coil network performance is provided within the description of FIG. 5 within this specification.
- the vertical stacking of the coils of inductors 110 and 115 within a typical IC manufacturing process allows increased spacing between the coils of inductors 110 and 115 to be achieved without consuming additional horizontal die area.
- the increased spacing provided by vertically stacking the coils of each of inductors 110 and 115 on different conductive layers further reduces the value of C BI for inductors 110 and 115.
- FIG. 3 is a topographical view illustrating the DI structure 100 of FIG. 1 in accordance with another embodiment. More particularly, FIG. 3 illustrates another conductive layer, i.e., layer 265, of DI structure 100.
- Layer 265 can be a conductive layer, of the two or more conductive layers used to implement DI structure 100, that is the lowest layer above the IC substrate. Thus, layer 265, of all the layers used to form DI structure 100, is closest to the IC substrate.
- a fourth coil of inductor 110 i.e., coil 220
- the coil 220 of inductor 110 can include via 245 and node 305.
- Node 305 is a common terminal between inductor 110 and inductor 115 that electrically couples inductor 110 and inductor 115 in series.
- node 305 can be an output terminal that electrically couples to an input device for which the T-coil network is implemented.
- coil 220 of inductor 110 in layer 265 is implemented as a coil with a single turn.
- Via 245 can electrically couple the single turn coil 220 of inductor 110 in layer 265 to the single turn coil of inductor 110 within the next highest adjacent layer, i.e., coil 215.
- Via 245 can be a single via, coupling the two adjacent conductive layers, or two or more vias, vertically stacked to electrically couple non-adjacent conductive layers as described.
- the fourth coil of inductor 115 can include via 250.
- the fourth coil of inductor 115, disposed in layer 265, can be implemented as a coil with at least one turn.
- each coil of inductor 115 can include a same number of turns as each other coil of inductor 115.
- via 250 can be a single via, coupling two adjacent conductive layers, or two or more vias, vertically stacked to electrically couple non-adjacent conductive layers.
- the fourth coil of inductor 115 is disposed within the inner perimeter of, and concentric with, the fourth coil of inductor 110.
- FIG. 4 is a three-dimensional (3-D) perspective view illustrating Di structure 100 of FIG. 1 in accordance with another embodiment.
- FIG. 4 illustrates in 3-D the multilayer composition of DI structure 100.
- any number of two or more conductive layers can be used to implement DI structure 100.
- the embodiment illustrated in FIG. 4 is provided for clarity and descriptive purposes only, and is not intended to limit the embodiments disclosed within this specification.
- DI structure 100 can include inductors 110 and 115.
- inductor 110 includes coils 205, 210, 215, and 220.
- Node 125 is a first terminal of inductor 110.
- Each of coils 205-220 is formed by a single turn.
- Inductor 115 can include coils 405, 410, 415, and 420.
- Node 135 is a first terminal of inductor 115.
- each of coils 405-420 is implemented with one and one half turns.
- Each of coils 405-420 of inductor 115 is disposed within an inner perimeter of coils 205-220, respectively, and further resides within a same conductive layer as each of coils 205-220 respectively.
- Each of coils 205-220 and 405-420 is concentric with respect to a vertical axis to each other coil in DI structure 100.
- Coils 205-220 are vertically stacked, with each of coils 205-220 having a same outer perimeter diameter, a same constant line-width, and a single turn.
- Coils 405-420 are vertically stacked, with each of coils 405-420 having a same outer perimeter diameter, a same constant line-width, and a same number of turns.
- Inductors 110 and 115 can be implemented to have a same inductive value.
- each of coils 205-220 and each of coils 405-420 are implemented having a same outer perimeter diameter, a same constant line-width, and a same number of turns in FIG.
- the outer perimeter diameter, line-width, and number of turns for each coil of coils 205-220 and coils 405-420 can vary according to the design requirements for DI structure 100. As such, the embodiment illustrated in FIG. 4 is provided for clarity and descriptive purposes only, and is not intended to limit the embodiments disclosed within this specification.
- inductors 110 and 115 have a same inductive value, the line-width of each of coils 205-220 is greater than the line-width of each of coils 405-420 in order to provide inductor 110 with greater ESD current handling capability than inductor 115.
- the magnetic fields that result, in part, from the vertical stacking of the coils of each inductors 110 and 115 can allow a same inductive value to be implemented for inductors 110 and 115 without maintaining a same line-width for inductor 110 and inductor 115.
- the coils of inductor 115 can be implemented with one or more turns in order to attain an inductive value for inductor 115 that is approximately equal to the inductive value for inductor 110.
- Vias 120, 130, and 235-250, or comparable interlayer interconnect structures couple coils of each of inductors 110 and 115 as described.
- Node 305 is a second terminal common to both of inductors 110 and 115 that electrically couples inductor 110 and inductor 115 in series.
- a coil of inductor 110 and a coil of inductor 115 are routed in opposing circular directions. When the routing of inductors 110 and 115 is configured in this manner, current flowing in either direction between node 125 and node 135 flows through the coils of inductors 110 and 115 in a same direction within each conductive layer.
- DI structure 100 can be inverted.
- coils 205 and 405 can reside on the conductive layer used to implement DI structure 100 that resides closest to the IC substrate.
- Coils 210 and 410 can reside on the next highest conductive layer used to implement DI structure 100 that resides above coils 205 and 405.
- coils 215 and 415 can reside on the next conductive layer used to implement DI structure 100 that resides above coils 210 and 410.
- Coils 220 and 420 can reside on the conductive layer used to implement DI structure 100 that resides farthest from the IC substrate.
- nodes 125 and 135 can reside on the conductive layer used to implement DI structure 100 that resides closest to the IC substrate.
- Node 305 can reside on the conductive layer used to implement DI structure 100 that resides farthest from the IC substrate.
- FIG. 5 is a circuit diagram illustrating a circuit 500 including a T-coil network in accordance with another embodiment.
- Circuit 500 illustrates an input node of an IC.
- a T-coil network has been implemented at the input node to improve matching between the impedance of the input node and the impedance of an output of a source providing an input signal to the input node.
- Circuit 500 can include DI structure 100 comprising inductors 110 and 115.
- Circuit 500 can include an input device 505, an input pad 510, ESD devices 515 and 520, and T-coil network 525.
- Input device 505 can be any input device within an IC that is configured to receive an external high frequency signal as an input signal.
- input device 505 is represented as a metal oxide field effect transistor (MOSFET). Since input device 505 can be implemented as any of a variety of devices available within an IC manufacturing process, the use of the MOSFET to represent input device 505 is not intended to limit the embodiments disclosed within this specification.
- Input device 505 can be electrically coupled to additional input circuitry 530 within the IC. Additional input circuitry 530 can represent additional devices or circuitry that can be electrically coupled to input device 505 for processing the input signal received via input pad 510.
- a source 580 is electrically coupled to input pad 510 via an input pin of the IC (not shown).
- Source 580 can include a signal generator 590.
- the impedance of source 580, when looking into an output 595 of source 580, is represented by R Source 585.
- Source 580 can provide an input signal to input pad 510 through output 595.
- the input signal can be a RF input signal.
- Input pad 510 can be any pad structure available within an IC manufacturing process that allows a signal external to the IC to be provided to the internal circuitry of the IC. Input pad 510 is electrically coupled to T-coil network 525 at T-coil input node (input node) 535. Input pad 510 can be part of a signal path coupling the input signal to input device 505.
- ESD devices 515 and 520 are electrically coupled to a T-coil output node (output node) 540.
- Output node 540 provides signal to input device 505.
- ESD devices 515 and 520 can be any of a variety of devices, or circuits, available within an IC manufacturing process that are capable of providing protection from ESD events to input device 505.
- T-coil network 525 can include DI structure 100, comprising inductors 110 and 115, and a termination resistor, denoted a R TM 560.
- T-coil network 525 can include various parasitic capacitances.
- One such parasitic capacitance, though not an actual circuit elements, is represented in FIG. 5 as C L 545.
- C L 545 represents a sum of the parasitic capacitances appearing at output node 540 and, thus, the input node of input device 505. Accordingly, C L 545 represents the load capacitance seen by T-coil network 525.
- C L 545 can include a variety of parasitic capacitances associated with devices electrically coupled to output node 540.
- C L 545 can include gate capacitances associated with input device 505, capacitance associated with interconnect lines coupling devices to output node 540, capacitances associated with ESD devices 515 and 520, and the like.
- CI) 565 represents an inter-winding capacitance associated with inductors 110 and 115.
- inter-winding capacitance refers to a parasitic capacitance caused by capacitive coupling between closely spaced windings of an inductor.
- inter-winding capacitance increases as the line-width of the windings of an inductor is increased.
- inter-winding capacitance decreases as the line-width of the windings is decreased. Since each of inductors 110 and 115 is a vertically stacked inductor, the impact of line-width on inter-winding capacitance is significantly decreased.
- C BI 565 which represents a parasitic capacitance and not an actual capacitor within the circuit 500, does not significantly increase or decrease as the line-width of the windings of each of inductors 110 and 115 is increased or decreased. Additionally, exclusive of the effect of line-width changes, the value of C BI 565 for vertically stacked inductors 110 and 115 is greatly reduced by distributing the coils of inductors 110 and 115 throughout the two or more conductive layers used to implement inductors 110 and 115.
- T-coil network 525 When implemented at an input node, T-coil network 525 can cancel the complex impedances associated with input device 505 and present a predominantly resistive impedance to source 580, which generates a high frequency input signal to drive input device 505.
- input and output nodes of an RF system are designed to have a matched characteristic impedance of 50 ohms. Accordingly, R Source 585 and R TM 560 each can be implemented with characteristic impedances of approximately 50 ohms.
- T-coil network 525 when properly implemented, can have the effect of canceling complex impedances seen by output 595 of source 580 so that the input node of the IC is seen by source 580 as purely resistive with R Source 585 being approximately equal to R TM 560. It should be appreciated that the values used with reference to FIG. 5 are for purposes of illustration only and are not intended to limit the embodiments disclosed herein.
- C BI 565 with vertically stacked inductors 110 and 115 can reduce a complex impedance associated with T-coil network 525, as well as the input node of the IC, and allow the IC input node to approach the maximum theoretical bandwidth expansion possible for a T-coil network.
- Use of the DI structure disclosed herein within T-coil network 525 can result in an increase of bandwidth that is approximately 2.7 times that of the same input node without the T-coil network. For example, whereas a conventional IC receiver circuit without a T-coil network achieves a maximum input bandwidth of approximately 12.7 GHz, a same IC receiver circuit implemented with a T-coil network having a three conductive layer DI structure can achieve an input bandwidth of approximately 30 GHz.
- the T-coil network increased bandwidth by a factor of approximately 2.4.
- T-coil networks that utilize conventional inductor structures for an IC achieve a bandwidth that is only approximately 1.6 times greater than an input node with no T-coil network.
- inductor 110 is electrically coupled at node 535 to the input pad 510 and at node 540 to input device 505 and ESD devices 515 and 520.
- inductor 110 is in series with an ESD current path from input pad 510 through ESD device 515 and/or ESD device 520.
- the conductive material with which inductor 110 is implemented needs the capability to handle a peak current level that flows though inductor 110 during an ESD event.
- the line-width of inductor 110 can be increased to improve the ESD current handling capabilities of inductor 110 without significantly increasing the inductive value of inductor 110. Accordingly, the ESD performance of T-coil network 525 can be significantly improved.
- the terms “a” and “an,” as used herein, are defined as one or more than one.
- the term “plurality,” as used herein, is defined as two or more than two.
- the term “another,” as used herein, is defined as at least a second or more.
- the terms “including” and/or “having,” as used herein, are defined as comprising, i.e., open language.
- the term “coupled,” as used herein, is defined as connected, whether directly without any intervening elements or indirectly with one or more intervening elements, unless otherwise indicated. Two elements also can be coupled mechanically, electrically, or communicatively linked through a communication channel, pathway, network, or system.
Description
- The embodiments disclosed within this specification relate to semiconductor integrated circuits (ICs). More particularly, the embodiments relate to a dual inductor structure implemented within an IC.
- The frequency of input signals provided to semiconductor integrated circuits (ICs) has steadily increased over time. As IC input signals reach the radio frequency (RF) range with frequencies of approximately a gigahertz or more, complex impedances at IC input nodes become significant. The complex impedance of an IC input node can create impedance matching issues between the source of an input signal and an input node of the IC. An impedance mismatch between the source of the input signal and the input node of the IC can result in a percentage of the power of the input signal reflecting back from the input node to the source of the input signal. The reflection of input signal power creates inefficient delivery of input signal power to the input node.
- Complex impedances are a function of multiple small capacitances and inductances associated with devices coupled to the input node of the IC. These small capacitances and inductances can include gate capacitances, inductances and capacitances associated with interconnect lines, packaging bond wire inductances, capacitance associated with input pads, capacitances associated with electrostatic discharge structures, and the like. Since the small inductances and capacitances that form the complex impedance become more significant at higher frequencies, impedance mismatches tend to increase at higher frequencies. These impedance mismatches lead to a reduction in bandwidth of the input node.
- To avoid signal power loss, RF systems strive to appear as a purely resistive impedance, typically 50 ohms, at each RF input and RF output. To offset complex impedances at IC input nodes, a matching network with the intended function of canceling complex impedances can be implemented at each IC input node. One such matching network is a T-coil network. In general, a T-coil network includes two inductors electrically coupled in series with an input load electrically coupled to the T-coil network at the coupling point between the two inductors. The T-coil network can reduce or cancel the complex impedances associated with a capacitive load at the IC input node. The implementation of a T-coil network at an input node of an IC can increase the bandwidth of that input node. In addition, the T-coil network can improve RF system performance at the input node, for example, by reducing return loss, decreasing bit error rates, increasing power gain, and the like.
-
US 2009/115562 A1 describes a spiral inductor which comprises first and second spiral conductive traces. The first spiral conductive trace has at least one turn. The second spiral conductive trace surrounds a portion of the outermost turn of the first spiral conductive trace. A connector electrically connects the inner end of the first spiral conductive trace to an end of the second spiral conductive trace. -
US 2005/258508 A1 describes a semiconductor device comprising first and second inductors formed on the same insulating interlayer. The second inductor has a smaller size than the first inductor and is arranged inside of the first inductor.US 2005/258508 also describes a composite inductor formed and incorporated in two adjacent lower and upper insulating interlayers. The composite inductor comprises first and second inductor sections, each with at least one turn, connected together in series. A conductive path extends from the connection between the first and second inductor sections -
WO 2008/014506 A2 describes a dual inductor circuit comprising an inductor-within-inductor design in which a small inductor is disposed within a large inductor. The two inductors share a ground terminal but are otherwise physically separated and independent from one another. A first inductor coils from first and second terminals to a ground terminal. A second inductor disposed inside the first inductor coils from third and fourth terminals to the ground terminal. The third and fourth terminals of the second inductor are independent from the first inductor. -
DE 10 2006 039733 A1 describes cross-coupled first and second helical inductors formed in an IC. The cross-coupled first and second helical inductors comprise a first helical conductor having a first portion and a second portion, and a second helical conductor having a first portion and a second portion. The second helical conductor is in close proximity to the first helical conductor. The first helical inductor is formed by the first portion of the first helical conductor and the second portion of the second helical conductor. The second helical inductor is formed by the second portion of the first helical conductor and the first portion of the second helical conductor. -
WO 96/28832 A1 - Various aspects of the present invention are defined in the independent claims. Some preferred features are defined in the dependent claims.
- According to an aspect of the present invention there is provided a dual inductor structure implemented within a semiconductor integrated circuit (IC), the dual inductor structure comprising: a first inductor comprising a first plurality of coils; wherein each coil of the first plurality of coils is disposed within a different one of a plurality of conductive layers, wherein the first plurality of coils is vertically stacked one directly beneath another and concentric to a vertical axis; a second inductor comprising a second plurality of coils, wherein each coil of the second plurality of coils is disposed within a different one of the plurality of conductive layers; wherein the second plurality of coils are vertically stacked one directly beneath another and concentric to the vertical axis; wherein a line-width of the first plurality of coils is greater than a line-width of the second plurality of coils; wherein the first plurality of coils of the first inductor are coupled in series with at least one via and the second plurality of coils of the second inductor are coupled in series with at least one via; and wherein, within each conductive layer, a coil of the second plurality of coils is disposed within an inner perimeter of a coil of the first plurality of coils.
- According to another aspect of the present invention there is provided a method of implementing a dual inductor structure within a semiconductor integrated circuit (IC), the method comprising: depositing a first conductive layer comprising a first coil of a first inductor and a first coil of a second inductor; depositing a first insulating layer on the first conductive layer; and depositing a second conductive layer on the first insulating layer, the second conductive layer comprising a second coil of the first inductor and a second coil of the second inductor; wherein the first and second conductive layers are electrically coupled through first vias forming a vertical conductive pathway through the first insulating layer; wherein the first and second coils of the first inductor are vertically stacked one directly beneath another, coupled in series, and concentric to a vertical axis; wherein the first and second coils of the second inductor are vertically stacked one directly beneath another, coupled in series, and concentric to the vertical axis; wherein a line-width of the each coil of the first inductor is greater than a line-width of each coil of the second inductor; and wherein, within each of the first and second conductive layers, a coil of the second inductor is disposed within an inner perimeter of a coil of the first inductor.
- Described herein by way of example only are semiconductor integrated circuits (ICs) and, more particularly, a dual inductor (DI) structure implemented within an IC. The DI structure can include a first inductor including a first plurality of coils. Each coil of the first plurality of coils can be disposed within a different one of a plurality of conductive layers. The first plurality of coils can be vertically stacked and concentric to a vertical axis. The DI structure further can include a second inductor including a second plurality of coils. Each coil of the second plurality of coils can be disposed within a different one of the plurality of conductive layers. The second plurality of coils can be vertically stacked and concentric to the vertical axis. Within each conductive layer, a coil of the second plurality of coils can be disposed within an inner perimeter of a coil of the first plurality of coils.
- Each coil of the first plurality of coils can have a single turn and a same line-width as each other coil of the first plurality of coils. Each coil of the second plurality of coils can have at least one turn, a same number of turns, and a same line-width as each other coil of the second plurality of coils.
- In one example, the DI structure can include a first terminal of the first inductor coupled to an input pad of the IC and a first terminal of the second inductor coupled to an internal node of the IC. The first terminal of the first inductor and the first terminal of the second inductor can be disposed in the conductive layer of the plurality of conductive layers that is farthest from a substrate of the IC. The DI structure further can include a second terminal coupled to the first inductor and the second inductor. The second terminal can be disposed on the conductive layer of the plurality of conductive layers that is closest to the substrate. The second terminal can electrically couple the first inductor and the second inductor in series.
- In another example, the DI structure can include a first terminal of the first inductor coupled to an input pad of the IC and a first terminal of the second inductor coupled to an internal node of the IC. The first terminal of the first inductor and the first terminal of the second inductor can be disposed on the conductive layer of the plurality of conductive layers that is closest to a substrate of the IC. The DI structure further can include a second terminal coupled to the first inductor and the second inductor. The second terminal can be disposed on the conductive layer of the plurality of conductive layers that is farthest from the substrate. The second terminal can electrically couple the first inductor and the second inductor in series.
- A coil of the first plurality of coils and a coil of second plurality of coils, within a same conductive layer, can be configured to flow current in a same direction. In another example, the line-width of the first plurality of coils can be greater than the line-width of the second plurality of coils. In that case, each coil of the second plurality of coils can include a greater number of turns per coil than each coil of the first plurality of coils to generate approximately a same inductive value for the first inductor and the second inductor.
- The first plurality of coils of the first inductor can be coupled in series with at least one via. The second plurality of coils of the second inductor also can be coupled in series with at least one via. The inductive value of the first inductor can be approximately equal to the inductive value of the second inductor.
- Another example can include a DI structure implemented within an IC. The DI structure can include a first conductive layer including a first coil of a first inductor and a first coil of a second inductor, wherein the first coil of the second inductor can be disposed within the first coil of the first inductor. The DI structure further can include a second conductive layer including a second coil of the first inductor and a second coil of the second inductor. The second coil of the first inductor can have a same line-width as, and can be vertically stacked directly beneath, the first coil of the first inductor. The second coil of the second inductor can have a same line-width as, and can be vertically stacked directly beneath, the first coil of the second inductor.
- The DI structure can include a third conductive layer including a third coil of the first inductor and a third coil of the second inductor. The third coil of the first inductor can have the same line-width as, and can be vertically stacked directly beneath, the second coil of the first inductor. The third coil of the second inductor can have the same line-width as, and can be vertically stacked directly beneath, the second coil of the second inductor.
- Each coil of the first inductor can be implemented as a coil including a single turn. Each coil of the second inductor can be implemented as a coil including at least one turn. Further, each coil of the second inductor can have a same number of turns.
- In another example, a coil of the first inductor and a coil of the second inductor, within a same conductive layer, can be configured to flow current in a same direction.
- In one example, the DI structure can include a first terminal of the first inductor coupled to an input pad of the IC and a first terminal of the second inductor coupled to an internal node of the IC. The first terminal of the first inductor and the first terminal of the second inductor can be disposed in the conductive layer of the plurality of conductive layers that is farthest from a substrate of the IC. The DI structure further can include a second terminal coupled to the first inductor and the second inductor. The second terminal can be disposed in the conductive layer of the plurality of conductive layers that is closest to the substrate. The second terminal can electrically couple the first inductor and the second inductor in series.
- In another example, the DI structure can include a first terminal of the first inductor coupled to an input pad of the IC and a first terminal of the second inductor coupled to an internal node of the IC. The first terminal of the first inductor and the first terminal of the second inductor can be disposed in the conductive layer of the plurality of conductive layers that is closest to the substrate. The DI structure further can include a second terminal coupled to the first inductor and the second inductor. The second terminal can be disposed on the conductive layer of the plurality of conductive layers that is farthest from the substrate. The second terminal can electrically couple the first inductor and the second inductor in series.
- The coils of the first inductor can be coupled in series with at least one via. The coils of the second inductor also can be coupled in series with at least one via.
- Another example can include a T-coil network circuit implemented within an IC. The T-coil network circuit can include a first inductor including a first terminal coupled to an input pad of the IC and a second terminal coupled to an input device of the IC. The first inductor can include a plurality of vertically stacked coils disposed within a plurality of conductive layers. The T-coil network circuit also can include a second inductor having a first terminal and a second terminal. The second terminal of the second inductor can be coupled to the second terminal of the first inductor. The second inductor can include a plurality of vertically stacked coils, wherein each coil of the second inductor includes at least one turn and has a same number of turns. Further, each conductive layer of the plurality of conductive layers can include a single coil of the second inductor disposed within a single coil of the first inductor. The DI structure also can include a termination resistor comprising a first terminal and a second terminal. The first terminal of the termination resistor can be coupled to the first terminal of the second inductor. The second terminal of the termination resistor can be coupled to a predetermined voltage potential within the IC.
- In one example, the plurality of coils of the first inductor and the plurality of coils of the second inductor can be concentric to a vertical axis. A line-width of the-first inductor can be greater than a line-width of the second inductor. In that case, each coil of the second inductor can include a greater number of turns than each coil of the first inductor to generate approximately a same inductive value for the first inductor and the second inductor.
-
-
FIG. 1 is a first topographical view illustrating a dual inductor structure for use within a semiconductor integrated circuit (IC). -
FIG. 2 is a side view illustrating the dual inductor structure ofFIG. 1 . -
FIG. 3 is a second topographical view illustrating the dual inductor structure ofFIG. 1 . -
FIG. 4 is a three-dimensional perspective view illustrating the dual inductor structure ofFIG. 1 . -
FIG. 5 is a circuit diagram illustrating a circuit including a T-coil network. - While the specification concludes with claims defining the features of the embodiments of the invention that are regarded as novel, it is believed that the embodiments of the invention will be better understood from a consideration of the description in conjunction with the drawings. As required, detailed embodiments of the present invention are disclosed herein; however, it is to be understood that the disclosed embodiments are merely exemplary of the inventive arrangements, which can be embodied in various forms. Therefore, specific structural and functional details disclosed herein are not to be interpreted as limiting, but merely as a basis for the claims and as a representative basis for teaching one skilled in the art to variously employ the inventive arrangements in virtually any appropriately detailed structure. Further, the terms and phrases used herein are not intended to be limiting, but rather to provide an understandable description of the embodiments of the invention.
- The embodiments disclosed within this specification relate to semiconductor integrated circuits (ICs). More particularly, the embodiments relate to a dual inductor structure for use within an IC. The dual inductor structure can be implemented with both inductors constructed across two or more conductive layers available within an IC manufacturing process. The coils of each of the first inductor and the second inductor of the dual inductor structure can be vertically stacked in a manner that reduces an inter-winding capacitance of each inductor and that forces current to flow within an inner portion of the coils of each inductor at high frequencies.
- When implemented within a T-coil network, for example, the low inter-winding capacitance of the dual inductor structure can increase a bandwidth improvement provided by the T-coil network when positioned at an IC input node configured to receive radio frequency (RF) signals. In addition, when the first inductor is positioned along an electrostatic discharge (ESD) path through the T-coil network, the vertically stacked dual inductor structure allows a line-width of the coils of the first inductor to be varied with minimal change in the inductive value of the first inductor. Widening the coils of the first inductor, for example, can increase the ESD performance of the first inductor during an ESD event.
-
FIG. 1 is a first topographical view illustrating adual inductor structure 100 for implementation within an IC in accordance with one embodiment.FIG. 1 illustrates a first conductive layer (layer) 105 of dual inductor structure (DI structure) 100. The IC includingDI structure 100 can include a plurality of conductive layers stacked above an IC substrate (not shown). AsDI structure 100 can be implemented within two or more conductive layers of the IC,layer 105 can be the conductive layer ofDI structure 100 that resides highest above the IC substrate. - Within
layer 105, regions of conductive material of predetermined dimensions can be disposed within, and surrounded by, any of a variety of insulating materials, e.g., silicon dioxide. The conductive material withinlayer 105 can include signal routing interconnect metals as well as RF device manufacturing materials typically included in a modern IC manufacturing process. Metals such as copper, aluminum, tungsten, or silicided metal layers can be used to implement the conductive material oflayer 105.Layer 105 can include a portion ofinductor 110 and a portion ofinductor 115. - Referring to
FIG. 1 , a first coil ofinductor 110 is disposed withinlayer 105. The first coil ofinductor 110 can include a via 120 and anode 125.Node 125 is a first terminal ofinductor 110.Node 125 can electrically couple the conductive material used to implement, or route, the first coil ofinductor 110 withinlayer 105 to other components of the IC in whichDI structure 100 is implemented. For example,node 125 can be electrically coupled to an input pad of the IC. The first coil ofinductor 110 onlayer 105 can be implemented as a coil with a single turn. Each other coil ofinductor 110 also can be implemented with a single turn as will be described in greater detail within this specification. - As used within this specification, the phrase "line-width" refers to the width of the routed conductive material used to implement each coil of
inductors width 140 describes the width of the conductive material used to route the single turn coil ofinductor 110 onlayer 105. In one embodiment, line-width 140 can be constant, or substantially constant, over the entire length of the conductive material used to implementinductor 110 throughout each coil. In other embodiments, the line-width changes over the length of the conductive material. - Via 120 can represent one or more via structures typically used within an IC manufacturing process that electrically couples different, e.g., distinct, conductive layers within an IC. As these different conductive layers can be vertically separated by an insulating layer such as, for example, field oxide, via 120 can create a vertical conductive pathway, through the insulating layer, that electrically couples
layer 105 to a conductive layer belowlayer 105. Via 120 can be a single via, coupling two adjacent conductive layers, or two.or more vias vertically stacked to electrically couple non-adjacent conductive layers. - The phrase "non-adjacent conductive layers," as used within this specification, can refer to a first conductive layer and a second conductive layer that are separated by one or more additional conductive layers. For example, an IC manufacturing process can include four metal interconnect layers with the first metal layer being the lowest conductive layer above the IC substrate, and thus, the closest metal layer to the IC substrate. The fourth metal layer can be the highest conductive layer above the IC substrate, e.g., the farthest metal layer from the IC substrate in this example. Accordingly, the first metal layer and the second metal layer are adjacent and can be electrically coupled with a single via vertically coupling the first metal layer and the second metal layer. The fourth metal layer and the second metal layer, however, are non-adjacent conductive layers due to the third metal layer being disposed between the second metal layer and the fourth metal layer. The second metal layer and the fourth metal layer, being non-adjacent conductive layers, require a stack of two or more vias to be electrically coupled.
- The first coil of
inductor 115 can include a via 130 and anode 135.Node 135 is a first terminal ofinductor 115 that can electrically couple the conductive material used to implement, or route, the first coil ofinductor 115 to other circuit components with the IC in whichDI structure 100 is implemented. The first coil ofinductor 115 onlayer 105 can be implemented as a coil with at least one turn. In addition, each other coil ofinductor 115 can be implemented with at least one turn. Each coil ofinductor 115 can include a same or equal number of turns, whether a fractional or a whole number of turns, as will be described in greater detail within this specification. As withinductor 110, a line-width of the conductive material used to implementinductor 115 can be constant throughout each coil ofinductor 115. - As with via 120, via 130 can represent one or more via structures typically used within an IC manufacturing process to electrically couple various conductive layers within the IC manufacturing process. Via 130 can be a single via that electrically couples two adjacent metal layers, or two or more vertically stacked vias that electrically couple two non-adjacent conductive layers.
- The first coil of
inductor 115 is disposed within an inner perimeter of the first coil ofinductor 110. The first coils ofinductor 110 andinductor 115 are concentric.Space 145 represents a distance between the conductive materials ofinductor 110 andinductor 115.Space 145 can be determined by a variety of factors including the desired inductive values forinductors inductor DI structure 100, or minimum metal spacing rules for the manufacturing process in whichDI structure 100 is implemented.Space 145 can be constant, or substantially constant, over the length of the outer edge ofinductor 115 and the inner edge ofinductor 110. - The inductive values of
inductors inductors inductors inductor 110 andinductor 115. Additionally or alternatively, the inductive values ofinductors inductors inductors inductors inductors inductors inductors inductors inductors - It should be noted that a direction of a routing of the coils of
inductors inductors node 125 andnode 135. Routing the coils ofinductors inductors DI structure 100 during operation. -
FIG. 2 is a side view illustratingDI structure 100 ofFIG. 1 in accordance with another embodiment.FIG. 2 illustrates the multilayer composition ofinductors DI structure 100. As such, like numbers will be used to refer to the same items throughout this specification. Although embodied with four conductive layers inFIG. 2 , any number of two or more conductive layers can be used to implementDI structure 100. As such,FIG. 2 is provided for clarity and descriptive purposes only and is not intended to limit the embodiments disclosed within this specification. -
DI structure 100 can includecoils FIG. 2 , only the coils ofinductor 110 are visible as the coils ofinductor 115 are concentrically located within the inner perimeter ofinductor 110. As such, each of coils 205-220 represents a coil ofinductor 110. Each of coils 205-220 resides on a different adjacent conductive layer within the IC. For example,coil 205 is disposed withinlayer 105.Coil 210 is disposed withinlayer 255.Coil 215 is disposed withinlayer 260.Coil 220 is disposed withinlayer 265. - Each of coils 205-220 is vertically separated from an adjacent coil, or
substrate 275, by an insulatinglayer 270. Each insulatinglayer 270 can be formed of any of a variety of insulating materials available within a modern IC manufacturing process, e.g., silicon dioxide. Each of coils 205-220 can be concentric to a vertical axis as can be the coils ofinductor 115. In one embodiment, the two or more of the coils ofinductor 110 and/orinductor 115 can reside on non-adjacent conductive layers. More particularly, one or more conductive layers that do not include coils of eitherinductor 110 orinductor 115 can be disposed between two conductive layers that do include at least one coil of each ofinductors -
Vias inductors layers 270. Insulatinglayers 270 electrically isolate the four conductive layers used to implementDI structure 100. Via 120 electrically couplescoil 205 tocoil 210. Via 235 electrically couplescoil 210 tocoil 215. Via 245 electrically couplescoil 215 tocoil 220. In this manner, vias 120, 235, and 245 create a continuous conductive pathway comprising coils 205-220 ofinductor 110. Thus,inductor 110 extends through insulatinglayers 270 withvias layers inductor 110. - Similarly, vias 130, 240, and 250 electrically couple the coils of inductor 115 (not shown) together to create a continuous conductive pathway that extends through insulating
layers 270. The horizontal position of each ofvias inductor 115. The locations ofvias FIG. 2 , are shown for descriptive purposes only and are not intended to limit the embodiments disclosed within this specification. - Typically, as the frequency of current flowing within an inductor increases to RF levels, a skin effect begins to influence the distribution of current flow within a conductor used to implement the inductor. The skin effect is the tendency of an alternating electric current to distribute itself within the conductor so that the current density near the surface of the conductor is greater than that at the core of the inductor. The electric current tends to flow at the "skin" or surface of the conductor, at an average depth called the skin depth. The skin effect causes an effective resistance of the conductor to increase with the frequency of the current as less of the cross-sectional area of the conductor supports current flow.
- Thus, at high frequencies the inductive impedance of the conductor is large, thereby minimizing the value of the inductance of the conductor as current begins to flow largely through the surface of the conductor. The vertical stacking of the coils within
DI structure 100, e.g., coils 205-220 and/or coils 405-420, can result in a strong magnetic coupling, i.e., where K is approximately equal to 1, between coils ofDI structure 100 on adjacent conductive layers. As a result, a strong magnetic field can be created between coils vertically stacked on adjacent conductive layers that forces current to flow along the inner portion, or inner edge, of the conductive material used to implement each coil. In other words, within each coil, the magnetic field created between vertically stacked coils forces current to flow along the portion of the conductive material closest to the hollow center of the coil. The magnetic coupling created by vertically stacking coils withinDI structure 100 begins at moderate RF frequencies, e.g., frequencies exceeding approximately 5 gigaHertz (GHz). With the current flow within each vertically stacked coil forced to the inner portion of the coil, the value of the inductance of an inductor implemented with stacked coils becomes relatively independent of the line-width of the coils. - When
DI structure 100 is incorporated within a T-coil network within an IC,inductor 110 is typically electrically coupled to an input pad of the IC. As a result, an ESD event occurring at the input pad of the IC can result in ESD current flowing throughinductor 110. Although a relatively high speed event, the frequencies associated with an ESD event typically are several orders of magnitude smaller than RF frequencies. Since ESD events are typically sub-RF frequencies events, skin effects do not significantly affect current flow withininductor 110 during ESD events. - With the value of the inductance of an inductor implemented with stacked coils being relatively independent of the line-width of the coils, the line-width of the coils of
inductor 110 can be increased without significantly altering the inductive value ofinductor 110 and coupling coefficient between coils. Due to magnetic field effects, the line-width of the coils ofinductor 110 can be increased to improve the ESD current handling capability ofinductor 110 with minimal changes in the inductive value ofinductor 110. The same magnetic field effects also allowinductor 115 to be implemented with a narrower line-width thaninductor 110 while providing a same inductive value asinductor 110. - In addition, the use of a stacked inductor structure as implemented within
DI structure 100 provides lower inter-winding capacitance (CBI) than a single layer inductor. Analysis of the stacked inductor structure reveals that a parasitic capacitance associated with the stacked inductor is greatly impacted by a voltage change appearing across each coil within the different conductive layers used to implement the stacked inductor. As a result, the contribution to CBI by a coil decreases with each descending conductive layer used to create the stacked inductor. When the stacked inductor is analyzed, an equation that estimates the value of CBI for a two level stacked inductor can be written as CBI = 1/12 (4C1 + C2), where C1 represents the capacitance associated with the top coil of the inductor and C2 represents the capacitance associated with the bottom coil of the stacked inductor. The equation for CBI for a two level stacked inductor reveals that the impact of C1 on CBI is much greater than the impact of C2. -
- The preceding equation for CBI illustrates that increasing the number of conductive layers used to implement a stacked inductor significantly decreases the inter-winding capacitances of the stacked inductor. Whereas conventional dual inductor IC structures achieve values for CBI in the tens of femtoFarads (fF) range for a typical 1 nanoHenry (nH) IC inductor,
dual inductor structure 100 can achieve values for CBI as low as 6 fF for a 1 nH IC inductor. The reduction of CBI provided byDI structure 100 increases the self-resonance frequency of each ofinductors DI structure 100. Further details of the influence of reduced CBI on T-coil network performance is provided within the description ofFIG. 5 within this specification. - Additionally, the vertical stacking of the coils of
inductors inductors inductors inductors -
FIG. 3 is a topographical view illustrating theDI structure 100 ofFIG. 1 in accordance with another embodiment. More particularly,FIG. 3 illustrates another conductive layer, i.e.,layer 265, ofDI structure 100.Layer 265 can be a conductive layer, of the two or more conductive layers used to implementDI structure 100, that is the lowest layer above the IC substrate. Thus,layer 265, of all the layers used to formDI structure 100, is closest to the IC substrate. - Referring to
FIG. 3 , a fourth coil ofinductor 110, i.e.,coil 220, is shown withinlayer 265. Thecoil 220 ofinductor 110 can include via 245 andnode 305.Node 305 is a common terminal betweeninductor 110 andinductor 115 that electrically couplesinductor 110 andinductor 115 in series. Within a T-coil network, for example,node 305 can be an output terminal that electrically couples to an input device for which the T-coil network is implemented. As are the other coils ofinductor 110,coil 220 ofinductor 110 inlayer 265 is implemented as a coil with a single turn. - Via 245 can electrically couple the
single turn coil 220 ofinductor 110 inlayer 265 to the single turn coil ofinductor 110 within the next highest adjacent layer, i.e.,coil 215. Via 245 can be a single via, coupling the two adjacent conductive layers, or two or more vias, vertically stacked to electrically couple non-adjacent conductive layers as described. - The fourth coil of
inductor 115 can include via 250. The fourth coil ofinductor 115, disposed inlayer 265, can be implemented as a coil with at least one turn. As noted, each coil ofinductor 115 can include a same number of turns as each other coil ofinductor 115. As with via 245, via 250 can be a single via, coupling two adjacent conductive layers, or two or more vias, vertically stacked to electrically couple non-adjacent conductive layers. The fourth coil ofinductor 115 is disposed within the inner perimeter of, and concentric with, the fourth coil ofinductor 110. -
FIG. 4 is a three-dimensional (3-D) perspective view illustratingDi structure 100 ofFIG. 1 in accordance with another embodiment.FIG. 4 illustrates in 3-D the multilayer composition ofDI structure 100. Although embodied with four conductive layers withinFIG. 4 , any number of two or more conductive layers can be used to implementDI structure 100. As such, the embodiment illustrated inFIG. 4 is provided for clarity and descriptive purposes only, and is not intended to limit the embodiments disclosed within this specification.DI structure 100 can includeinductors - As shown,
inductor 110 includescoils Node 125 is a first terminal ofinductor 110. Each of coils 205-220 is formed by a single turn.Inductor 115 can includecoils Node 135 is a first terminal ofinductor 115. In the pictured example, each of coils 405-420 is implemented with one and one half turns. Each of coils 405-420 ofinductor 115 is disposed within an inner perimeter of coils 205-220, respectively, and further resides within a same conductive layer as each of coils 205-220 respectively. - Each of coils 205-220 and 405-420 is concentric with respect to a vertical axis to each other coil in
DI structure 100. Coils 205-220 are vertically stacked, with each of coils 205-220 having a same outer perimeter diameter, a same constant line-width, and a single turn. Coils 405-420 are vertically stacked, with each of coils 405-420 having a same outer perimeter diameter, a same constant line-width, and a same number of turns.Inductors FIG. 4 , the outer perimeter diameter, line-width, and number of turns for each coil of coils 205-220 and coils 405-420 can vary according to the design requirements forDI structure 100. As such, the embodiment illustrated inFIG. 4 is provided for clarity and descriptive purposes only, and is not intended to limit the embodiments disclosed within this specification. - Although
inductors inductor 110 with greater ESD current handling capability thaninductor 115. The magnetic fields that result, in part, from the vertical stacking of the coils of eachinductors inductors inductor 110 andinductor 115. The coils ofinductor 115 can be implemented with one or more turns in order to attain an inductive value forinductor 115 that is approximately equal to the inductive value forinductor 110. -
Vias inductors Node 305 is a second terminal common to both ofinductors inductor 110 andinductor 115 in series. Within each conductive layer, a coil ofinductor 110 and a coil ofinductor 115 are routed in opposing circular directions. When the routing ofinductors node 125 andnode 135 flows through the coils ofinductors - In one embodiment,
DI structure 100, as iiiustrated inFIG. 4 , can be inverted. In that case, coils 205 and 405 can reside on the conductive layer used to implementDI structure 100 that resides closest to the IC substrate.Coils DI structure 100 that resides abovecoils DI structure 100 that resides abovecoils Coils DI structure 100 that resides farthest from the IC substrate. Accordingly,nodes DI structure 100 that resides closest to the IC substrate.Node 305 can reside on the conductive layer used to implementDI structure 100 that resides farthest from the IC substrate. -
FIG. 5 is a circuit diagram illustrating acircuit 500 including a T-coil network in accordance with another embodiment.Circuit 500 illustrates an input node of an IC. As shown, a T-coil network has been implemented at the input node to improve matching between the impedance of the input node and the impedance of an output of a source providing an input signal to the input node.Circuit 500 can includeDI structure 100 comprisinginductors -
Circuit 500 can include aninput device 505, aninput pad 510,ESD devices coil network 525.Input device 505 can be any input device within an IC that is configured to receive an external high frequency signal as an input signal. WithinFIG. 5 ,input device 505 is represented as a metal oxide field effect transistor (MOSFET). Sinceinput device 505 can be implemented as any of a variety of devices available within an IC manufacturing process, the use of the MOSFET to representinput device 505 is not intended to limit the embodiments disclosed within this specification.Input device 505 can be electrically coupled toadditional input circuitry 530 within the IC.Additional input circuitry 530 can represent additional devices or circuitry that can be electrically coupled toinput device 505 for processing the input signal received viainput pad 510. - As shown, a
source 580 is electrically coupled toinput pad 510 via an input pin of the IC (not shown).Source 580 can include asignal generator 590. The impedance ofsource 580, when looking into anoutput 595 ofsource 580, is represented byR Source 585.Source 580 can provide an input signal to inputpad 510 throughoutput 595. The input signal can be a RF input signal. -
Input pad 510 can be any pad structure available within an IC manufacturing process that allows a signal external to the IC to be provided to the internal circuitry of the IC.Input pad 510 is electrically coupled to T-coil network 525 at T-coil input node (input node) 535.Input pad 510 can be part of a signal path coupling the input signal to inputdevice 505. -
ESD devices Output node 540 provides signal to inputdevice 505. InFIG. 5 ,ESD devices device 505. - T-
coil network 525 can includeDI structure 100, comprisinginductors R TM 560. T-coil network 525 can include various parasitic capacitances. One such parasitic capacitance, though not an actual circuit elements, is represented inFIG. 5 asC L 545.C L 545 represents a sum of the parasitic capacitances appearing atoutput node 540 and, thus, the input node ofinput device 505. Accordingly,C L 545 represents the load capacitance seen by T-coil network 525.C L 545 can include a variety of parasitic capacitances associated with devices electrically coupled tooutput node 540. For example,C L 545 can include gate capacitances associated withinput device 505, capacitance associated with interconnect lines coupling devices tooutput node 540, capacitances associated withESD devices C L 545, along with various parasitic inductances and capacitances associated with the IC and IC packaging, can present a complex impedance to thesource 580. - CI) 565 represents an inter-winding capacitance associated with
inductors inductors C BI 565, which represents a parasitic capacitance and not an actual capacitor within thecircuit 500, does not significantly increase or decrease as the line-width of the windings of each ofinductors C BI 565 for vertically stackedinductors inductors inductors - When implemented at an input node, T-
coil network 525 can cancel the complex impedances associated withinput device 505 and present a predominantly resistive impedance to source 580, which generates a high frequency input signal to driveinput device 505. Typically, input and output nodes of an RF system are designed to have a matched characteristic impedance of 50 ohms. Accordingly,R Source 585 andR TM 560 each can be implemented with characteristic impedances of approximately 50 ohms. T-coil network 525, when properly implemented, can have the effect of canceling complex impedances seen byoutput 595 ofsource 580 so that the input node of the IC is seen bysource 580 as purely resistive withR Source 585 being approximately equal toR TM 560. It should be appreciated that the values used with reference toFIG. 5 are for purposes of illustration only and are not intended to limit the embodiments disclosed herein. - The reduction of
C BI 565 with vertically stackedinductors coil network 525, as well as the input node of the IC, and allow the IC input node to approach the maximum theoretical bandwidth expansion possible for a T-coil network. Use of the DI structure disclosed herein within T-coil network 525 can result in an increase of bandwidth that is approximately 2.7 times that of the same input node without the T-coil network. For example, whereas a conventional IC receiver circuit without a T-coil network achieves a maximum input bandwidth of approximately 12.7 GHz, a same IC receiver circuit implemented with a T-coil network having a three conductive layer DI structure can achieve an input bandwidth of approximately 30 GHz. In this example, the T-coil network increased bandwidth by a factor of approximately 2.4. Typically, T-coil networks that utilize conventional inductor structures for an IC achieve a bandwidth that is only approximately 1.6 times greater than an input node with no T-coil network. - Referring to
FIG. 5 ,inductor 110 is electrically coupled atnode 535 to theinput pad 510 and atnode 540 to inputdevice 505 andESD devices inductor 110 is in series with an ESD current path frominput pad 510 throughESD device 515 and/orESD device 520. In that case, the conductive material with whichinductor 110 is implemented needs the capability to handle a peak current level that flows thoughinductor 110 during an ESD event. With the line-width of the stacked inductor structure used to implementinductor 110 having negligible impact on the inductive value ofinductor 110, the line-width ofinductor 110 can be increased to improve the ESD current handling capabilities ofinductor 110 without significantly increasing the inductive value ofinductor 110.. Accordingly, the ESD performance of T-coil network 525 can be significantly improved. - The terms "a" and "an," as used herein, are defined as one or more than one. The term "plurality," as used herein, is defined as two or more than two. The term "another," as used herein, is defined as at least a second or more. The terms "including" and/or "having," as used herein, are defined as comprising, i.e., open language. The term "coupled," as used herein, is defined as connected, whether directly without any intervening elements or indirectly with one or more intervening elements, unless otherwise indicated. Two elements also can be coupled mechanically, electrically, or communicatively linked through a communication channel, pathway, network, or system.
Claims (13)
- A dual inductor structure (100) implemented within a semiconductor integrated circuit (IC), the dual inductor structure comprising:a first inductor (110) comprising a first plurality of coils (205-220);wherein each coil of the first plurality of coils is disposed within a different one of a plurality of conductive layers (105, 255-265), wherein the first plurality of coils is vertically stacked one directly beneath another and concentric to a vertical axis;a second inductor (115) comprising a second plurality of coils (405-420), wherein each coil of the second plurality of coils is disposed within a different one of the plurality of conductive layers;wherein the second plurality of coils are vertically stacked one directly beneath another and concentric to the vertical axis;wherein the first plurality of coils of the first inductor are coupled in series with at least one via (120) and the second plurality of coils of the second inductor are coupled in series with at least one via (130);wherein, within each conductive layer, a coil of the second plurality of coils is disposed within an inner perimeter of a coil of the first plurality of coils; and characterized in thata line-width (140) of the first plurality of coils (205-220) is greater than a line-width of the second plurality of coils (405-420).
- The dual inductor structure (100) of claim 1, wherein each coil of the first plurality of coils (205-220) comprises a single turn and a same line-width (140) as each other coil of the first plurality of coils.
- The dual inductor structure (100) of claim 1 or claim 2, wherein each coil of the second plurality of coils (405-420) comprises at least one turn, a same line-width (140), and a same number of turns as each other coil of the second plurality of coils.
- The dual inductor structure (100) of any of claims 1-3, further comprising:a first terminal (125) of the first inductor (110) coupled to an input pad of the IC;a first terminal (135) of the second inductor (115) coupled to an internal node of the IC;wherein the first terminal of the first inductor and the first terminal of the second inductor are disposed in the conductive layer (105) of the plurality of conductive layers (105, 255-265) farthest from a substrate (275) of the IC;a second terminal (305) coupled to the first inductor and the second inductor;wherein the second terminal is disposed in the conductive layer (265) of the plurality of conductive layers that is closest to the substrate; andwherein the second terminal electrically couples the first inductor and the second inductor in series.
- The dual inductor structure (100) of any of claims 1-3, further comprising:a first terminal (125) of the first inductor (110) coupled to an input pad of the IC;a first terminal (135) of the second inductor (110) coupled to an internal node of the IC;wherein the first terminal of the first inductor and the first terminal of the second inductor are disposed in the conductive layer (265) of the plurality of conductive layers (105, 255-265) closest to a substrate (275) of the IC;a second terminal (305) coupled to the first inductor and the second inductor;wherein the second terminal is disposed on the conductive layer (105) of the plurality of conductive layers that is farthest from the substrate; andwherein the second terminal electrically couples the first inductor and the second inductor in series.
- The dual inductor structure (100) of any of claims 1-5, wherein a coil of the first plurality of coils (205-220) and a coil of the second plurality of coils (405-420), within a same conductive layer (105, 255-265), are configured to flow current in a same direction.
- The dual inductor structure (100) of any of claims 1-6, wherein each coil of the second plurality of coils (405-420) comprises a greater number of turns than each coil of the first plurality of coils (205-220) to generate a same inductive value for the first inductor (110) and the second inductor (115).
- The dual inductor structure (100) of any of claims 1-7, wherein the inductive value of the first inductor (110) is equal to the inductive value of the second inductor (115).
- A method of implementing a dual inductor structure (100) within a semiconductor integrated circuit (IC), the method comprising:depositing a first conductive layer (265) comprising a first coil (220) of a first inductor (110) and a first coil (420) of a second inductor (115);depositing a first insulating layer (270) on the first conductive layer; anddepositing a second conductive layer (260) on the first insulating layer, the second conductive layer comprising a second coil (215) of the first inductor and a second coil (415) of the second inductor;wherein the first and second conductive layers are electrically coupled through first vias (245, 250) forming a vertical conductive pathway through the first insulating layer;wherein the first and second coils of the first inductor are vertically stacked one directly beneath another, coupled in series, and concentric to a vertical axis;wherein the first and second coils of the second inductor are vertically stacked one directly beneath another, coupled in series, and concentric to the vertical axis;wherein, within each of the first and second conductive layers, a coil of the second inductor (115) is disposed within an inner perimeter of a coil of the first inductor (110); and characterized in thata line-width (140) of the each coil of the first inductor (110) is greater than a line-width of each coil of the second inductor (115).
- The method of claim 9, wherein:the second coil (215) of the first inductor (110) has a same line-width (140) as the first coil (220) of the first inductor; andthe second coil (415) of the second inductor has a same line-width as the first coil (420) of the second inductor.
- The method of claim 9 or claim 10, further comprising:depositing a second insulating layer (270) on the second conductive layer (260); anddepositing a third conductive layer (255) on the second insulating layer, the third conductive layer comprising a third coil (210) of the first inductor (110) and a third coil (410) of the second inductor (115);wherein the second and third conductive layers are electrically coupled through second vias (235, 240) forming a vertical conductive pathway through the second insulating layer;wherein the third coil of the first inductor has the same line-width (140) as the second coil (215) of the first inductor; andwherein the third coil of the second inductor has the same line-width as the second coil (415) of the second inductor.
- The method of any of claims 9-11, wherein:depositing the first conductive layer (265) comprises depositing the first coil (220) of the first inductor (110) as a single turn and the first coil (420) of the second inductor (115) as at least one turn;depositing the second conductive layer (260) comprises depositing the second coil (215) of the first inductor as a single turn and the second coil (415) of the second inductor as at least one turn; andwherein the first and second coils of the second inductor each have a same number of turns.
- The method of any of claims 9-12, wherein a coil (205-220) of the first inductor (110) and a coil (405-420) of the second inductor (115), within a same conductive layer, are configured to flow current in a same direction.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/755,781 US8143987B2 (en) | 2010-04-07 | 2010-04-07 | Stacked dual inductor structure |
PCT/US2010/055787 WO2011126516A1 (en) | 2010-04-07 | 2010-11-08 | Stacked dual inductor structure |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2556535A1 EP2556535A1 (en) | 2013-02-13 |
EP2556535B1 true EP2556535B1 (en) | 2016-08-10 |
Family
ID=43385155
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP10779611.2A Active EP2556535B1 (en) | 2010-04-07 | 2010-11-08 | Stacked dual inductor structure |
Country Status (7)
Country | Link |
---|---|
US (1) | US8143987B2 (en) |
EP (1) | EP2556535B1 (en) |
JP (1) | JP5503028B2 (en) |
KR (1) | KR101449822B1 (en) |
CN (1) | CN102934226B (en) |
TW (1) | TWI408707B (en) |
WO (1) | WO2011126516A1 (en) |
Families Citing this family (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5442358B2 (en) * | 2009-08-25 | 2014-03-12 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US9095359B2 (en) | 2009-09-18 | 2015-08-04 | Covidien Lp | Tissue ablation system with energy distribution |
US9111675B1 (en) | 2010-04-07 | 2015-08-18 | Xilinx, Inc. | Stacked inductor structure |
US8384507B2 (en) * | 2010-06-01 | 2013-02-26 | Qualcomm Incorporated | Through via inductor or transformer in a high-resistance substrate with programmability |
US9287344B2 (en) * | 2010-08-23 | 2016-03-15 | The Hong Kong University Of Science And Technology | Monolithic magnetic induction device |
JP5463580B2 (en) * | 2010-09-17 | 2014-04-09 | 日本電信電話株式会社 | Inductor |
US9691544B2 (en) * | 2011-08-18 | 2017-06-27 | Winchester Technologies, LLC | Electrostatically tunable magnetoelectric inductors with large inductance tunability |
US9087838B2 (en) * | 2011-10-25 | 2015-07-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for a high-K transformer with capacitive coupling |
CN203982942U (en) * | 2012-02-29 | 2014-12-03 | 株式会社村田制作所 | Cascade type inductor and power circuit module |
US9049067B2 (en) * | 2012-07-16 | 2015-06-02 | Fujitsu Limited | Receiver interface |
US8860180B2 (en) | 2012-10-26 | 2014-10-14 | Xilinx, Inc. | Inductor structure with a current return encompassing a coil |
US9203185B1 (en) * | 2013-02-05 | 2015-12-01 | Paige Electric Company, Lp | Security loop cable |
US9048017B2 (en) * | 2013-03-14 | 2015-06-02 | Xilinx, Inc. | Circuits for and methods of implementing a gain stage in an integrated circuit |
WO2015005161A1 (en) * | 2013-07-11 | 2015-01-15 | 株式会社村田製作所 | Electronic component |
JP5907124B2 (en) * | 2013-07-24 | 2016-04-20 | 株式会社村田製作所 | High frequency components and filter components |
US10051741B2 (en) * | 2013-11-06 | 2018-08-14 | Qualcomm Incorporated | Embedded layered inductor |
US9502168B1 (en) * | 2013-11-15 | 2016-11-22 | Altera Corporation | Interleaved T-coil structure and a method of manufacturing the T-coil structure |
CN103681539B (en) * | 2013-12-18 | 2016-06-08 | 江阴长电先进封装有限公司 | The encapsulating structure of a kind of integrated common mode inductance and method for packing thereof |
EP3007224A1 (en) | 2014-10-08 | 2016-04-13 | Nxp B.V. | Metallisation for semiconductor device |
US9356556B1 (en) | 2015-08-06 | 2016-05-31 | Xilinx, Inc. | Circuits for and methods of implementing a dual-mode oscillator |
WO2017031348A1 (en) * | 2015-08-19 | 2017-02-23 | Nucurrent, Inc. | Multi-mode wireless antenna configurations |
TWI541842B (en) * | 2015-10-23 | 2016-07-11 | 瑞昱半導體股份有限公司 | Helical stacked integrated transformer and inductor |
TWI619128B (en) * | 2015-12-08 | 2018-03-21 | 瑞昱半導體股份有限公司 | Helical stacked integrated inductor and transformer |
US20170287623A1 (en) * | 2016-04-01 | 2017-10-05 | Xytech Electronic Technology (Shanghai) Co., Ltd. | Inductor winding and method for preparing a layout of a Multi-Layer Spiral Inductor winding |
US10026546B2 (en) * | 2016-05-20 | 2018-07-17 | Qualcomm Incorported | Apparatus with 3D wirewound inductor integrated within a substrate |
TWI658567B (en) * | 2017-01-13 | 2019-05-01 | 矽品精密工業股份有限公司 | Electronic package and its substrate structure |
US10498139B2 (en) | 2017-09-01 | 2019-12-03 | Qualcomm Incorporated | T-coil design with optimized magnetic coupling coefficient for improving bandwidth extension |
US10529480B2 (en) | 2017-09-01 | 2020-01-07 | Qualcomm Incorporated | Asymmetrical T-coil design for high-speed transmitter IO ESD circuit applications |
US10601222B2 (en) | 2017-09-01 | 2020-03-24 | Qualcomm Incorporated | Stacked symmetric T-coil with intrinsic bridge capacitance |
WO2019059898A1 (en) * | 2017-09-20 | 2019-03-28 | Intel Corporation | Peripheral inductors |
US10447226B2 (en) * | 2017-12-21 | 2019-10-15 | Qualcomm Incorporated | Three dimensional inductor-capacitor apparatus and method of fabricating |
US10742026B2 (en) * | 2018-02-07 | 2020-08-11 | International Business Machines Corporation | Electrostatic protection device |
CN210467826U (en) * | 2018-04-16 | 2020-05-05 | 株式会社村田制作所 | ESD protection element |
JP6536768B1 (en) | 2018-04-16 | 2019-07-03 | 株式会社村田製作所 | ESD protection element |
US10943729B2 (en) * | 2018-10-31 | 2021-03-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Entangled inductor structures |
JP7183709B2 (en) * | 2018-11-02 | 2022-12-06 | 日本電信電話株式会社 | transimpedance amplifier |
US10862521B1 (en) * | 2019-01-30 | 2020-12-08 | Inphi Corporation | Techniques for programmable gain attenuation in wideband matching networks with enhanced bandwidth |
US11651884B2 (en) * | 2019-03-26 | 2023-05-16 | Globalfoundries U.S. Inc. | Peaking inductor embedded within a T-coil |
US10944397B1 (en) * | 2020-01-31 | 2021-03-09 | Cadence Design Systems, Inc. | Compact four-terminal TCOIL |
US11715722B2 (en) * | 2020-04-30 | 2023-08-01 | Wolfspeed, Inc. | Wirebond-constructed inductors |
US11626236B2 (en) * | 2021-03-08 | 2023-04-11 | Qualcomm Incorporated | Stacked inductor having a discrete metal-stack pattern |
US11418026B1 (en) * | 2021-03-22 | 2022-08-16 | International Business Machines Corporation | Electrostatic protection device |
US20220328237A1 (en) * | 2021-04-09 | 2022-10-13 | Qualcomm Incorporated | Three dimensional (3d) vertical spiral inductor and transformer |
CN113871136B (en) * | 2021-08-24 | 2022-07-26 | 锐石创芯(深圳)科技股份有限公司 | Coupler and radio frequency front end module |
KR20240038433A (en) * | 2022-09-16 | 2024-03-25 | 주식회사 모다이노칩 | Electronic component |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1996028832A1 (en) * | 1995-03-13 | 1996-09-19 | National Semiconductor Corporation | High q integrated inductor |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5017902A (en) * | 1989-05-30 | 1991-05-21 | General Electric Company | Conductive film magnetic components |
JPH0786851A (en) * | 1993-09-10 | 1995-03-31 | Mitsubishi Electric Corp | High frequency integrated circuit |
JPH08116031A (en) * | 1994-10-17 | 1996-05-07 | Hitachi Ltd | Semiconductor device |
JPH08130115A (en) * | 1994-10-31 | 1996-05-21 | Fuji Elelctrochem Co Ltd | Electronic chip component |
JPH09306770A (en) * | 1996-05-20 | 1997-11-28 | Fuji Elelctrochem Co Ltd | Manufacture of laminated chip transformer |
JP3444226B2 (en) * | 1998-11-18 | 2003-09-08 | エフ・ディ−・ケイ株式会社 | Multilayer inductor |
JP2002246231A (en) * | 2001-02-14 | 2002-08-30 | Murata Mfg Co Ltd | Laminated inductor |
JP2005333004A (en) | 2004-05-20 | 2005-12-02 | Nec Electronics Corp | Semiconductor device |
JP2006086211A (en) * | 2004-09-14 | 2006-03-30 | Denso Corp | Semiconductor device |
US7265433B2 (en) * | 2005-01-13 | 2007-09-04 | International Business Machines Corporation | On-pad broadband matching network |
JP2009503909A (en) * | 2005-08-04 | 2009-01-29 | ザ リージェンツ オブ ザ ユニヴァーシティ オブ カリフォルニア | Interleaved three-dimensional on-chip differential inductor and transformer |
US7486167B2 (en) | 2005-08-24 | 2009-02-03 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Cross-coupled inductor pair formed in an integrated circuit |
US7761078B2 (en) | 2006-07-28 | 2010-07-20 | Qualcomm Incorporated | Dual inductor circuit for multi-band wireless communication device |
TWI336922B (en) * | 2007-01-12 | 2011-02-01 | Via Tech Inc | Spiral inductor with multi-trace structure |
TWI337363B (en) * | 2007-03-16 | 2011-02-11 | United Microelectronics Corp | Three dimensional transformer |
TWI397930B (en) | 2007-11-06 | 2013-06-01 | Via Tech Inc | Spiral inductor |
JP2009272360A (en) * | 2008-05-01 | 2009-11-19 | Panasonic Corp | Inductor and its manufacturing method |
-
2010
- 2010-04-07 US US12/755,781 patent/US8143987B2/en active Active
- 2010-11-08 JP JP2012557028A patent/JP5503028B2/en active Active
- 2010-11-08 CN CN201080065408.7A patent/CN102934226B/en active Active
- 2010-11-08 WO PCT/US2010/055787 patent/WO2011126516A1/en active Application Filing
- 2010-11-08 KR KR1020127027414A patent/KR101449822B1/en active IP Right Grant
- 2010-11-08 EP EP10779611.2A patent/EP2556535B1/en active Active
- 2010-11-25 TW TW099140733A patent/TWI408707B/en active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1996028832A1 (en) * | 1995-03-13 | 1996-09-19 | National Semiconductor Corporation | High q integrated inductor |
Also Published As
Publication number | Publication date |
---|---|
KR20120125669A (en) | 2012-11-16 |
JP5503028B2 (en) | 2014-05-28 |
CN102934226B (en) | 2015-09-23 |
CN102934226A (en) | 2013-02-13 |
TWI408707B (en) | 2013-09-11 |
EP2556535A1 (en) | 2013-02-13 |
JP2013522955A (en) | 2013-06-13 |
TW201145322A (en) | 2011-12-16 |
KR101449822B1 (en) | 2014-10-13 |
WO2011126516A1 (en) | 2011-10-13 |
US8143987B2 (en) | 2012-03-27 |
US20110248811A1 (en) | 2011-10-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2556535B1 (en) | Stacked dual inductor structure | |
CN102782935B (en) | Integrated circuits with series-connected inductors | |
US9406738B2 (en) | Inductive structure formed using through silicon vias | |
US9196409B2 (en) | Integrated circuit inductors | |
TWI382434B (en) | Equivalent series resistance adjustment method for laminated capacitors and laminated capacitors | |
US9741655B2 (en) | Integrated circuit common-mode filters with ESD protection and manufacturing method | |
EP2669906B1 (en) | An integrated circuit based transformer | |
US8427266B2 (en) | Integrated circuit inductor having a patterned ground shield | |
US20120314328A1 (en) | Esd protection device | |
WO2008016089A1 (en) | Inductor element, inductor element manufacturing method, and semiconductor device with inductor element mounted thereon | |
EP3758030B1 (en) | High current integrated circuit-based transformer | |
US11011303B2 (en) | Dummy fill with eddy current self-canceling element for inductor component | |
WO2009101565A1 (en) | Optimized layout for low magnetic stray-field inductor | |
JP6028297B2 (en) | Transmission line structure, multilayer wiring board, semiconductor device, and semiconductor system | |
US11367773B2 (en) | On-chip inductor structure | |
JP2008503890A (en) | Planar inductor | |
US11651884B2 (en) | Peaking inductor embedded within a T-coil | |
US7053460B2 (en) | Multi-level RF passive device | |
JP2006066769A (en) | Inductor and its manufacturing method | |
US7817008B2 (en) | Magnetic element | |
US7477125B1 (en) | Symmetrical inductor device | |
US20130020676A1 (en) | Solenoid inductor for frequency synthesizer in digital cmos process | |
KR20070032341A (en) | Planar inductor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20120820 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
DAX | Request for extension of the european patent (deleted) | ||
17Q | First examination report despatched |
Effective date: 20140324 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
INTG | Intention to grant announced |
Effective date: 20160225 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 819716 Country of ref document: AT Kind code of ref document: T Effective date: 20160815 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602010035411 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 7 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20160810 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 819716 Country of ref document: AT Kind code of ref document: T Effective date: 20160810 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20161110 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20161210 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20161212 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20161111 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161130 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602010035411 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20161110 Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
26N | No opposition filed |
Effective date: 20170511 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161130 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161130 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161130 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 8 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20101108 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20161108 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20160810 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230530 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20231123 Year of fee payment: 14 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IE Payment date: 20231116 Year of fee payment: 14 Ref country code: FR Payment date: 20231129 Year of fee payment: 14 Ref country code: DE Payment date: 20231128 Year of fee payment: 14 |