EP2225822A1 - Control system and method for controlling a bridgeless boost converter - Google Patents

Control system and method for controlling a bridgeless boost converter

Info

Publication number
EP2225822A1
EP2225822A1 EP08854373A EP08854373A EP2225822A1 EP 2225822 A1 EP2225822 A1 EP 2225822A1 EP 08854373 A EP08854373 A EP 08854373A EP 08854373 A EP08854373 A EP 08854373A EP 2225822 A1 EP2225822 A1 EP 2225822A1
Authority
EP
European Patent Office
Prior art keywords
measured
current
value
resistor
representing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP08854373A
Other languages
German (de)
French (fr)
Other versions
EP2225822B2 (en
EP2225822B1 (en
Inventor
Erik Myhre
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Eltek Valere AS
Original Assignee
Eltek Valere AS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=38962343&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=EP2225822(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Eltek Valere AS filed Critical Eltek Valere AS
Priority to PL08854373T priority Critical patent/PL2225822T3/en
Priority to SI200830772T priority patent/SI2225822T1/en
Publication of EP2225822A1 publication Critical patent/EP2225822A1/en
Application granted granted Critical
Publication of EP2225822B1 publication Critical patent/EP2225822B1/en
Publication of EP2225822B2 publication Critical patent/EP2225822B2/en
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current 
    • G05F1/12—Regulating voltage or current  wherein the variable actually regulated by the final control device is AC
    • G05F1/40—Regulating voltage or current  wherein the variable actually regulated by the final control device is AC using discharge tubes or semiconductor devices as final control devices
    • G05F1/44—Regulating voltage or current  wherein the variable actually regulated by the final control device is AC using discharge tubes or semiconductor devices as final control devices semiconductor devices only
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0083—Converters characterised by their input or output configuration
    • H02M1/0085—Partially controlled bridges
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/70—Regulating power factor; Regulating reactive current or power
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
    • H02M1/4208—Arrangements for improving power factor of AC input
    • H02M1/4225—Arrangements for improving power factor of AC input using a non-isolated boost converter
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/42—Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
    • H02M1/4208—Arrangements for improving power factor of AC input
    • H02M1/4233—Arrangements for improving power factor of AC input using a bridge converter comprising active switches
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of AC power input into DC power output; Conversion of DC power input into AC power output
    • H02M7/02—Conversion of AC power input into DC power output without possibility of reversal
    • H02M7/04—Conversion of AC power input into DC power output without possibility of reversal by static converters
    • H02M7/12—Conversion of AC power input into DC power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/21—Conversion of AC power input into DC power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/217—Conversion of AC power input into DC power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0003—Details of control, feedback or regulation circuits
    • H02M1/0009—Devices or circuits for detecting current in a converter

Definitions

  • the present invention relates to a control system and method for controlling a bridgeless boost converter.
  • the AC power will usually be supplied from an AC power source, such as the mains.
  • the DC power is supplied to equipment such as telecommunication equipment, broad band data communication equipment, military equipment, medical equipment etc.
  • the requirements for the DC power can vary, but usually it is important to keep the DC voltage within certain boundaries and also to protect the DC side from irregularities in the voltage/current on the AC side.
  • Power supply systems commonly used today have a power efficiency of about 88 - 92%, depending on several issues such as deviation from nominal operating ranges, configurations, field of use etc. Due to environmental issues and also increasing energy costs, there is an increased demand for power supply systems with improved power efficiency.
  • the control system controls the switches in power supply system based on parameters such as measurements of voltage and current values in the power supply system.
  • the operation of the control system has a large influence on the total performance of the power supply system.
  • the object of the invention is to provide a control system and method for controlling a bridgeless boost converter. More specifically, it is an object to provide a control system and method for controlling the input current phase and wave shape of a bridgeless boost converter.
  • the present invention relates to a control system for controlling a bridgeless boost converter, comprising: a first measuring unit measuring a first value representing a first current through a first boost switch of the bridgeless boost converter; a second measuring unit measuring a second value representing a second current through a second boost switch of the bridgeless boost converter; a third current measuring unit measuring a third value representing a third current representing the sum of the currents through the components of a stabilization system; where a measured signal u p is computed by means of the first, second and third currents, where a reference signal representing the input voltage Vac is formed, and where the measured signal u p and the reference signal representing the input voltage Vac are input to the control system for controlling the switches so that the measured signal u p is substantially in phase with the reference signal representing the input voltage Vac.
  • the first value is measured as the first current I RSI through the first resistor RsI
  • the second value is measured as the second current I RS2 through the second resistor Rs2
  • the first value is measured as the voltage V RS1 over a measuring resistor RsI
  • the second value is measured as the voltage V RS2 over a measuring resistor Rs3
  • the reference signal is provided as a full-wave rectified representation of the input voltage Vac by means of a full bridge rectifier.
  • the present invention also relates to a method for controlling a bridgeless boost converter, comprising: measuring a first value representing the current through a first boost switch of the bridgeless boost converter; measuring a second value representing the current through the second boost switch of the bridgeless boost converter; measuring a third value representing a third current representing the sum of the currents through the components of a stabilization system; computing a measured signal u p by means of the first, second and third currents, - forming a reference signal representing the input voltage Vac, inputting the measured signal u p and the reference signal to the control system for controlling the switches so that the measured signal u p is substantially in phase with the reference signal representing the input voltage Vac.
  • the first value is measured as the first current I RSI through the first resistor RsI
  • the second value is measured as the second current
  • the first value is measured as the voltage V Rs i over a measuring resistor RsI
  • the second value is measured as the voltage V RS2 over a measuring resistor Rs3
  • the reference signal is provided as a full-wave rectified representation of the input voltage Vac by means of a full bridge rectifier.
  • Fig. 1 illustrates a first embodiment of the boost converter with measuring elements
  • Fig. 2 illustrates a second embodiment of the boost converter with measuring elements
  • Fig. 3 illustrates the current flow of the embodiment in fig. 2 during a positive AC input voltage half-period in the ON stage
  • Fig. 4 illustrates the current flow of the embodiment in fig. 2 during a positive AC input voltage half-period in the OFF stage
  • Fig. 5 illustrates a block diagram of the control system and input signals
  • Fig. 6 illustrate the computation of the signal Up that is inputted to the control system, where the signal is based on current measurements
  • Fig. 7 illustrates the computation of the signal Up that is inputted to the control system, where the signal is based on voltage measurements.
  • a bridgeless boost converter comprises a first boost inductor Ll connected between a first AC input terminal and a first node 1 and a second boost inductor L2 connected between a second AC input terminal and a second node 2.
  • a first boost diode DbI is connected between the first node 1 and the positive output terminal Obp and a second boost diode Db2 is connected between the second node 2 and the positive output terminal Obp.
  • a first boost switch SbI is connected in series with a first measuring unit, for example a first measuring resistor RsI, between the first node 1 and a negative output terminal Obn.
  • a second boost switch Sb2 is connected in series with a second measuring unit, for example a second measuring resistor Rs2, between the second node 2 and the negative output terminal Obn.
  • a capacitor Cb is connected between the positive output terminal Obp and the negative output terminal Obn.
  • a third measuring unit for example a third measuring resistor Rs3, is connected between the negative output terminal Obn and a third node 3.
  • the first, second and third measuring units form a measuring system, indicated by a dotted rectangle in fig. 1.
  • a stabilization system indicated by a dotted rectangle in fig. 1 comprises a first impedance ZsI connected between the third node 3 and the first AC input terminal and a second impedance Zs2 connected between the third node 3 and the second AC input terminal.
  • the stabilization system comprises a first stabilization diode Dstabl connected between the third node 3 and the first AC input terminal and a second stabilization diode connected between the third node 3 and the second AC input terminal.
  • Other alternative embodiments of the stabilization system are also possible.
  • the function of the stabilization system is described in detail in the co-pending patent application GB 0721420.8 and GB 0721413.3.
  • the switches are MOSFETs with intrinsic diodes.
  • the switches are other types of switches with intrinsic diodes or switches connected in parallel with anti-parallel diodes.
  • An example of alternative switches is IGBTs connected in parallel with anti-parallel diodes.
  • the first measuring unit is measuring a value representing the current through the first switch SbI, while the second measuring unit is measuring a value representing the current through the second switch Sb2. Moreover, the third measuring unit is measuring a value representing the sum of the currents through the components of the stabilization system.
  • the measurements from the first, second and third measuring units are inputted to a control system, illustrated by the input signal u p .
  • the computation of the input signal u p is shown in fig. 6.
  • the elements for computing the input signal up would normally be regarded as a part of the control system, i.e. the signals from the respective measuring units would be direct input to the control system.
  • the voltage Vac is also inputted to the control system, as illustrated in fig. 5.
  • the voltage Vac is measured by means of a diode bridge, i.e. the only positive values of the voltage Vac is inputted to the control system.
  • the control system is providing control signals to turn the switches SbI and Sb2 ON and OFF.
  • the measurements above i.e. the signal u p and Vac, is used by the control system to control the switches so that the AC current is substantially in phase with the AC voltage and/or has the same wave shape as the AC input voltage, a common requirement for converters.
  • the voltage Vac is then used as a reference value and the input signal u p is the measured value, where the control system controls the switches so that the input signal u p should be substantially equal to the reference value.
  • the input signal u p can be computed by means of the voltages V Rs ,, V Rs2 , V Rs3 over the respective resistors RsI, Rs2, Rs3 rather than the current through them. This is illustrated in fig. 7. As illustrated, the measurements from the first, second and third measuring units are inputted to a control system, illustrated by the input signal u p .

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Rectifiers (AREA)
  • Dc-Dc Converters (AREA)
  • Circuits Of Receivers In General (AREA)
  • Control Of Motors That Do Not Use Commutators (AREA)

Abstract

Method and control system for controlling a bridgeless boost converter, comprising a first measuring unit measuring a first value representing a first current through a first boost switch (Sb1) of the bridgeless boost converter; a second measuring unit measuring a second value representing a second current through a second boost switch (Sb2) of the bridgeless boost converter; a third current measuring unit measuring a third value representing a third current representing the sum of the currents through the components of a stabilization system. A measured signal up is computed by means of the first, second and third currents. A reference signal representing the input voltage Vac is formed. The measured signal up and the reference signal representing the input voltage Vac are input to the control system for controlling the switches (Sb1, Sb2) so that the measured signal up is substantially in phase with the reference signal representing the input voltage Vac.

Description

Control system and method for controlling a bridgeless boost converter
FIELD OF THE INVENTION
The present invention relates to a control system and method for controlling a bridgeless boost converter.
PRIOR ART
Several types of converters are known for use in power supply systems, where there is a need to convert an AC power to a controlled DC power. The AC power will usually be supplied from an AC power source, such as the mains. The DC power is supplied to equipment such as telecommunication equipment, broad band data communication equipment, military equipment, medical equipment etc.
The requirements for the DC power can vary, but usually it is important to keep the DC voltage within certain boundaries and also to protect the DC side from irregularities in the voltage/current on the AC side.
Several such converters are known. For example is a boost converter shown and described in "Power Electronics: converters, applications, and design", 2nd ed., by Mohan, Undeland and Robbins in chapter 7-4.
Power supply systems commonly used today have a power efficiency of about 88 - 92%, depending on several issues such as deviation from nominal operating ranges, configurations, field of use etc. Due to environmental issues and also increasing energy costs, there is an increased demand for power supply systems with improved power efficiency.
The control system controls the switches in power supply system based on parameters such as measurements of voltage and current values in the power supply system. The operation of the control system has a large influence on the total performance of the power supply system.
In a bridgeless boost converter, it is a challenge to measure the AC input current in a cost-efficient way. The reason for measuring the AC input current is to be able to control the AC input current so that it has substantially the same phase and the same wave shape as the AC input voltage. The object of the invention is to provide a control system and method for controlling a bridgeless boost converter. More specifically, it is an object to provide a control system and method for controlling the input current phase and wave shape of a bridgeless boost converter. SUMMARY OF THE INVENTION
The present invention relates to a control system for controlling a bridgeless boost converter, comprising: a first measuring unit measuring a first value representing a first current through a first boost switch of the bridgeless boost converter; a second measuring unit measuring a second value representing a second current through a second boost switch of the bridgeless boost converter; a third current measuring unit measuring a third value representing a third current representing the sum of the currents through the components of a stabilization system; where a measured signal up is computed by means of the first, second and third currents, where a reference signal representing the input voltage Vac is formed, and where the measured signal up and the reference signal representing the input voltage Vac are input to the control system for controlling the switches so that the measured signal up is substantially in phase with the reference signal representing the input voltage Vac.
In an aspect of the invention, the first value is measured as the first current IRSI through the first resistor RsI, the second value is measured as the second current IRS2 through the second resistor Rs2, the third value is measured as the third current IRS3 through the third resistor Rs3, where the measured signal up is computed as up = MAX [ ( IRSI÷ IR83 ) ; ( IRS2+ IRS3 ) ].
In an aspect of the invention, the first value is measured as the voltage VRS1 over a measuring resistor RsI, the second value is measured as the voltage VRS2 over a measuring resistor Rs3, and the third value is measured as the voltage VRS3 over a measuring resistor Rs3, where the measured signal up is computed as: up = MAX [ ( VRs 1 + VRs3 ) , ( VRs2 + VRs3 ) ] .
In an aspect of the invention, the reference signal is provided as a full-wave rectified representation of the input voltage Vac by means of a full bridge rectifier.
The present invention also relates to a method for controlling a bridgeless boost converter, comprising: measuring a first value representing the current through a first boost switch of the bridgeless boost converter; measuring a second value representing the current through the second boost switch of the bridgeless boost converter; measuring a third value representing a third current representing the sum of the currents through the components of a stabilization system; computing a measured signal up by means of the first, second and third currents, - forming a reference signal representing the input voltage Vac, inputting the measured signal up and the reference signal to the control system for controlling the switches so that the measured signal up is substantially in phase with the reference signal representing the input voltage Vac.
In an aspect of the invention, the first value is measured as the first current IRSI through the first resistor RsI, the second value is measured as the second current
IRS2 through the second resistor Rs2, the third value is measured as the third current IRS3 through the third resistor Rs3, where the measured signal up is computed as up = MAX [ ( IRs,+ IRs3 ) ; ( IRs2+ IRs3 ) ].
In an aspect of the invention, the first value is measured as the voltage VRsi over a measuring resistor RsI, the second value is measured as the voltage VRS2 over a measuring resistor Rs3, and the third value is measured as the voltage VRs3 over a measuring resistor Rs3, where the measured signal up is computed as: up = MAX[ ( VRsl + VRs3 ) , ( VRs2 + VRs3 ) ] .
In an aspect of the invention, the reference signal is provided as a full-wave rectified representation of the input voltage Vac by means of a full bridge rectifier.
DETAILED DESCRIPTION
Embodiments of the invention will now be described with reference to the enclosed drawings, where: Fig. 1 illustrates a first embodiment of the boost converter with measuring elements;
Fig. 2 illustrates a second embodiment of the boost converter with measuring elements;
Fig. 3 illustrates the current flow of the embodiment in fig. 2 during a positive AC input voltage half-period in the ON stage;
Fig. 4 illustrates the current flow of the embodiment in fig. 2 during a positive AC input voltage half-period in the OFF stage; Fig. 5 illustrates a block diagram of the control system and input signals;
Fig. 6 illustrate the computation of the signal Up that is inputted to the control system, where the signal is based on current measurements; and
Fig. 7 illustrates the computation of the signal Up that is inputted to the control system, where the signal is based on voltage measurements.
It is now referred to fig. 1. A bridgeless boost converter comprises a first boost inductor Ll connected between a first AC input terminal and a first node 1 and a second boost inductor L2 connected between a second AC input terminal and a second node 2.
A first boost diode DbI is connected between the first node 1 and the positive output terminal Obp and a second boost diode Db2 is connected between the second node 2 and the positive output terminal Obp.
A first boost switch SbI is connected in series with a first measuring unit, for example a first measuring resistor RsI, between the first node 1 and a negative output terminal Obn.
A second boost switch Sb2 is connected in series with a second measuring unit, for example a second measuring resistor Rs2, between the second node 2 and the negative output terminal Obn. A capacitor Cb is connected between the positive output terminal Obp and the negative output terminal Obn.
A third measuring unit, for example a third measuring resistor Rs3, is connected between the negative output terminal Obn and a third node 3. The first, second and third measuring units form a measuring system, indicated by a dotted rectangle in fig. 1.
A stabilization system indicated by a dotted rectangle in fig. 1 comprises a first impedance ZsI connected between the third node 3 and the first AC input terminal and a second impedance Zs2 connected between the third node 3 and the second AC input terminal. In an alternative embodiment, shown in fig. 2, the stabilization system comprises a first stabilization diode Dstabl connected between the third node 3 and the first AC input terminal and a second stabilization diode connected between the third node 3 and the second AC input terminal. Other alternative embodiments of the stabilization system are also possible. The function of the stabilization system is described in detail in the co-pending patent application GB 0721420.8 and GB 0721413.3.
In fig. 3 and fig. 4 it is shown how the current is flowing during a positive AC input voltage half period when the switches are in ON state and in OFF state respectively. As shown, the switches are MOSFETs with intrinsic diodes. Alternatively, the switches are other types of switches with intrinsic diodes or switches connected in parallel with anti-parallel diodes. An example of alternative switches is IGBTs connected in parallel with anti-parallel diodes.
As shown in fig. 3 and fig. 4, the first measuring unit is measuring a value representing the current through the first switch SbI, while the second measuring unit is measuring a value representing the current through the second switch Sb2. Moreover, the third measuring unit is measuring a value representing the sum of the currents through the components of the stabilization system.
As illustrated in fig. 5, the measurements from the first, second and third measuring units are inputted to a control system, illustrated by the input signal up. The input signal up is computed as up = MAX [ ( IRSI+ IRS3 ) ; ( IRS2+ IRS3 ) ], that is as the maximum value of either the current IRSI through the first resistor RsI plus the current IRS3 through the third resistor Rs3 or the current IRS2 through the second resistor Rs2 plus the current IRS3 through the third resistor Rs3. The computation of the input signal up is shown in fig. 6. Of course, the elements for computing the input signal up would normally be regarded as a part of the control system, i.e. the signals from the respective measuring units would be direct input to the control system.
The voltage Vac is also inputted to the control system, as illustrated in fig. 5. The voltage Vac is measured by means of a diode bridge, i.e. the only positive values of the voltage Vac is inputted to the control system.
The control system is providing control signals to turn the switches SbI and Sb2 ON and OFF. The measurements above, i.e. the signal up and Vac, is used by the control system to control the switches so that the AC current is substantially in phase with the AC voltage and/or has the same wave shape as the AC input voltage, a common requirement for converters. The voltage Vac is then used as a reference value and the input signal up is the measured value, where the control system controls the switches so that the input signal up should be substantially equal to the reference value. In addition, there is another control system modulating the amplitude of the input AC current in order to provide a correct output voltage level, that is the voltage difference between the positive output terminal Obp and the negative output terminal Obn. This principle is known for a man skilled in the art, and will not be described further here.
In an alternative embodiment, the input signal up can be computed by means of the voltages VRs,, VRs2, VRs3 over the respective resistors RsI, Rs2, Rs3 rather than the current through them. This is illustrated in fig. 7. As illustrated, the measurements from the first, second and third measuring units are inputted to a control system, illustrated by the input signal up. The input signal up is computed as up = MAX [ ( VRsl + VRs3 ) , ( VRs2 + VRs3 ) ] , that is as the maximum value of either the sum with opposite sign of the voltage VRs] through the first resistor RsI and the voltage VRs3 through the third resistor Rs3 or the sum with opposite sign of the voltage VRs2 through the second resistor Rs2 and the voltage VRs3 through the third resistor Rs3.
Further modifications and variations will be obvious for a skilled man when reading the description above. The scope of the invention will appear from the following claims and their equivalents.

Claims

1. Control system for controlling a bridgeless boost converter, comprising: a first measuring unit measuring a first value representing a first current through a first boost switch (SbI) of the bridgeless boost converter; - a second measuring unit measuring a second value representing a second current through a second boost switch (Sb2) of the bridgeless boost converter; a third current measuring unit measuring a third value representing a third current representing the sum of the currents through the components of a stabilization system; where a measured signal up is computed by means of the first, second and third currents, where a reference signal representing the input voltage Vac is formed, and where the measured signal up and the reference signal representing the input voltage Vac are input to the control system for controlling the switches (SbI, Sb2) so that the measured signal up is substantially in phase with the reference signal representing the input voltage Vac.
2. System according to claim 1, where the first value is measured as the first current IRS1 through the first resistor (RsI), the second value is measured as the second current IRS2 through the second resistor (Rs2), the third value is measured as the third current IRS3 through the third resistor (Rs3), where the measured signal up is computed as up = MAX [ ( IRsl+ IRs3 ) ; ( IRs2+ IRs3 ) ].
3. System according to claim 1, where the first value is measured as the voltage VRsl over a first resistor (RsI), the second value is measured as the voltage VRs2 over a second resistor (Rs2), and the third value is measured as the voltage VRs3 over a third resistor (Rs3), where the measured signal up is computed as: up = MAX [ ( VRsI + VRs3 ) , ( VRs2 + VRs3 ) ] .
4. System according to any of claims 1-3, where the reference signal is provided as a full-wave rectified representation of the input voltage Vac by means of a full bridge rectifier.
5. Method for controlling a bridgeless boost converter, comprising: - measuring a first value representing the current through a first boost switch
(SbI) of the bridgeless boost converter; measuring a second value representing the current through the second boost switch (Sb2) of the bridgeless boost converter; measuring a third value representing a third current representing the sum of the currents through the components of a stabilization system; computing a measured signal up by means of the first, second and third currents, - forming a reference signal representing the input voltage Vac, inputting the measured signal up and the reference signal to the control system for controlling the switches (SbI, Sb2) so that the measured signal up is substantially in phase with the reference signal representing the input voltage Vac.
6. Method according to claim 5, where the first value is measured as the first current IRS1 through the first resistor (RsI), the second value is measured as the second current IRS2 through the second resistor (Rs2), the third value is measured as the third current IRS3 through the third resistor (Rs3), where the measured signal up is computed as up = MAX [ ( IRsl+ IRs3 ) ; ( IRs2+ IRs3 ) ].
7. Method according to claim 5, where the first value is measured as the voltage VRsl over a first resistor (RsI), the second value is measured as the voltage VRs2 over a second resistor (Rs2), and the third value is measured as the voltage VRs3 over a third resistor (Rs3), where the measured signal up is computed as: up = MAX [ ( VRs 1 + VRs3 ) , ( VRs2 + VRs3 ) ] .
8. Method according to any of claims 5 - 7, where the reference signal is provided as a full-wave rectified representation of the input voltage Vac by means of a full bridge rectifier.
EP08854373.1A 2007-11-29 2008-11-21 Control system and method for controlling a bridgeless boost converter Not-in-force EP2225822B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PL08854373T PL2225822T3 (en) 2007-11-29 2008-11-21 Control system and method for controlling a bridgeless boost converter
SI200830772T SI2225822T1 (en) 2007-11-29 2008-11-21 Control system and method for controlling a bridgeless boost converter

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US99092307P 2007-11-29 2007-11-29
GB0723402.4A GB2455128B (en) 2007-11-29 2007-11-29 Control system and method for controlling a bridgeless boost converter
PCT/NO2008/000415 WO2009070031A1 (en) 2007-11-29 2008-11-21 Control system and method for controlling a bridgeless boost converter

Publications (3)

Publication Number Publication Date
EP2225822A1 true EP2225822A1 (en) 2010-09-08
EP2225822B1 EP2225822B1 (en) 2012-08-01
EP2225822B2 EP2225822B2 (en) 2022-07-13

Family

ID=38962343

Family Applications (1)

Application Number Title Priority Date Filing Date
EP08854373.1A Not-in-force EP2225822B2 (en) 2007-11-29 2008-11-21 Control system and method for controlling a bridgeless boost converter

Country Status (9)

Country Link
EP (1) EP2225822B2 (en)
DK (1) DK2225822T3 (en)
ES (1) ES2392374T3 (en)
GB (1) GB2455128B (en)
HR (1) HRP20120836T1 (en)
PL (1) PL2225822T3 (en)
PT (1) PT2225822E (en)
SI (1) SI2225822T1 (en)
WO (1) WO2009070031A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5640464B2 (en) 2009-07-29 2014-12-17 Tdk株式会社 Switching power supply
GB201317749D0 (en) 2013-10-08 2013-11-20 Dyson Technology Ltd AC/DC boost converter
US10193437B1 (en) * 2017-10-26 2019-01-29 Semiconductor Components Industries, Llc Bridgeless AC-DC converter with power factor correction and method therefor

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB721413A (en) 1951-12-21 1955-01-05 Onderzoekings Inst Res Improvements in an extrusion press for thermoplastic material
GB721420A (en) 1952-10-27 1955-01-05 American Cyanamid Co Improvements relating to the production of substantially uniform weight charges of apowder of slightly non-uniform density
US4412277A (en) 1982-09-03 1983-10-25 Rockwell International Corporation AC-DC Converter having an improved power factor
US20060198172A1 (en) 2003-10-01 2006-09-07 International Rectifier Corporation Bridgeless boost converter with PFC circuit
US7164591B2 (en) * 2003-10-01 2007-01-16 International Rectifier Corporation Bridge-less boost (BLB) power factor correction topology controlled with one cycle control
US7355868B2 (en) 2005-03-31 2008-04-08 International Rectifier Corporation Current sense method for bridgeless boost (BLB) PFC circuit using single current transformer

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2009070031A1 *

Also Published As

Publication number Publication date
GB0723402D0 (en) 2008-01-09
WO2009070031A1 (en) 2009-06-04
GB2455128A (en) 2009-06-03
ES2392374T3 (en) 2012-12-10
PL2225822T3 (en) 2012-12-31
HRP20120836T1 (en) 2012-11-30
GB2455128B (en) 2012-03-21
EP2225822B2 (en) 2022-07-13
SI2225822T1 (en) 2012-12-31
DK2225822T3 (en) 2012-11-12
EP2225822B1 (en) 2012-08-01
PT2225822E (en) 2012-10-23

Similar Documents

Publication Publication Date Title
ES2374270T3 (en) CONTROL OF THE OUTPUT POWER FACTOR OF A MODULATED PULSE WIDTH INVERTER.
JP6497553B2 (en) AC-DC converter
US8094473B2 (en) Bridgeless power factor correction circuit
US9099934B2 (en) Three phase active rectifier system
CN101355317B (en) Power converter and power unit
US8730702B2 (en) Very high efficiency three phase power converter
Itoh et al. A novel three-phase PFC rectifier using a harmonic current injection method
US10003272B2 (en) Three-phase/single-phase matrix converter
US20060103342A1 (en) Motor drive device for air conditioner
CN101185044A (en) Digital Realization of Power Factor Correction
Kim et al. Control of multiple single-phase PFC modules with a single low-cost DSP
US4054827A (en) Voltage boost circuit for DC power supply
WO2013004180A1 (en) Dc link module for reducing dc link capacitance
US12294295B2 (en) Systems and methods of unwanted harmonic content removal for power conversion
US20220166307A1 (en) Electrical circuits for power factor correction by measurement and removal of overtones and power factor maximization
JPH01283063A (en) Power unit by pwm control
EP3231076B1 (en) Quasi-resonant magnetron power supply
EP2225822B2 (en) Control system and method for controlling a bridgeless boost converter
KR101465973B1 (en) Power converter for fuel cell system using multilevel inverter and method for reducing unbalance of neutral point potential
JP5375130B2 (en) Uninterruptible power system
CN103368374A (en) Electrical supply apparatus
KR101954636B1 (en) Simple control circuit of switching rectifier with high power factor
US9036370B2 (en) AC/DC power converter with improved power factor and improved THDi
KR20160000638A (en) Control circuit of switching rectifier with high power factor
CN202261009U (en) Current compensation device

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20100629

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA MK RS

DAX Request for extension of the european patent (deleted)
RBV Designated contracting states (corrected)

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 569104

Country of ref document: AT

Kind code of ref document: T

Effective date: 20120815

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602008017695

Country of ref document: DE

Effective date: 20120927

REG Reference to a national code

Ref country code: HR

Ref legal event code: TUEP

Ref document number: P20120836

Country of ref document: HR

REG Reference to a national code

Ref country code: PT

Ref legal event code: SC4A

Free format text: AVAILABILITY OF NATIONAL TRANSLATION

Effective date: 20121015

Ref country code: SE

Ref legal event code: TRGR

REG Reference to a national code

Ref country code: HR

Ref legal event code: ODRP

Ref document number: P20120836

Country of ref document: HR

Payment date: 20121024

Year of fee payment: 5

REG Reference to a national code

Ref country code: RO

Ref legal event code: EPE

REG Reference to a national code

Ref country code: NL

Ref legal event code: T3

REG Reference to a national code

Ref country code: DK

Ref legal event code: T3

REG Reference to a national code

Ref country code: NO

Ref legal event code: T2

Effective date: 20120801

REG Reference to a national code

Ref country code: HR

Ref legal event code: T1PR

Ref document number: P20120836

Country of ref document: HR

REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2392374

Country of ref document: ES

Kind code of ref document: T3

Effective date: 20121210

REG Reference to a national code

Ref country code: EE

Ref legal event code: FG4A

Ref document number: E007260

Country of ref document: EE

Effective date: 20121031

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DK

Payment date: 20121120

Year of fee payment: 5

Ref country code: LU

Payment date: 20121126

Year of fee payment: 5

REG Reference to a national code

Ref country code: PL

Ref legal event code: T3

REG Reference to a national code

Ref country code: SK

Ref legal event code: T3

Ref document number: E 12791

Country of ref document: SK

REG Reference to a national code

Ref country code: GR

Ref legal event code: EP

Ref document number: 20120402337

Country of ref document: GR

Effective date: 20121122

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

Effective date: 20120801

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20120801

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20120801

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20121201

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: EE

Payment date: 20121113

Year of fee payment: 5

Ref country code: IE

Payment date: 20121120

Year of fee payment: 5

Ref country code: FI

Payment date: 20121113

Year of fee payment: 5

Ref country code: CZ

Payment date: 20121114

Year of fee payment: 5

Ref country code: HR

Payment date: 20121024

Year of fee payment: 5

Ref country code: MC

Payment date: 20121113

Year of fee payment: 5

Ref country code: BG

Payment date: 20121113

Year of fee payment: 5

Ref country code: CH

Payment date: 20121122

Year of fee payment: 5

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20120801

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SK

Payment date: 20121119

Year of fee payment: 5

Ref country code: BE

Payment date: 20121122

Year of fee payment: 5

Ref country code: ES

Payment date: 20121127

Year of fee payment: 5

Ref country code: SI

Payment date: 20121029

Year of fee payment: 5

Ref country code: GR

Payment date: 20121128

Year of fee payment: 5

Ref country code: IT

Payment date: 20121121

Year of fee payment: 5

Ref country code: SE

Payment date: 20121120

Year of fee payment: 5

Ref country code: PT

Payment date: 20121119

Year of fee payment: 5

Ref country code: TR

Payment date: 20121101

Year of fee payment: 5

Ref country code: PL

Payment date: 20121023

Year of fee payment: 5

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20121120

Year of fee payment: 5

PLBI Opposition filed

Free format text: ORIGINAL CODE: 0009260

PLAX Notice of opposition and request to file observation + time limit sent

Free format text: ORIGINAL CODE: EPIDOSNOBS2

26 Opposition filed

Opponent name: ZTE CORPORATION

Effective date: 20130430

REG Reference to a national code

Ref country code: HU

Ref legal event code: AG4A

Ref document number: E015821

Country of ref document: HU

REG Reference to a national code

Ref country code: DE

Ref legal event code: R026

Ref document number: 602008017695

Country of ref document: DE

Effective date: 20130430

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: HU

Payment date: 20121203

Year of fee payment: 5

PLBB Reply of patent proprietor to notice(s) of opposition received

Free format text: ORIGINAL CODE: EPIDOSNOBS3

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20120801

REG Reference to a national code

Ref country code: HR

Ref legal event code: PBON

Ref document number: P20120836

Country of ref document: HR

Effective date: 20131121

REG Reference to a national code

Ref country code: PT

Ref legal event code: MM4A

Free format text: LAPSE DUE TO NON-PAYMENT OF FEES

Effective date: 20140521

BERE Be: lapsed

Owner name: ELTEK VALERE AS

Effective date: 20131130

REG Reference to a national code

Ref country code: NL

Ref legal event code: V1

Effective date: 20140601

REG Reference to a national code

Ref country code: DK

Ref legal event code: EBP

Effective date: 20131130

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: SE

Ref legal event code: EUG

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131202

Ref country code: EE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131130

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131130

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131130

REG Reference to a national code

Ref country code: GR

Ref legal event code: ML

Ref document number: 20120402337

Country of ref document: GR

Effective date: 20140603

REG Reference to a national code

Ref country code: SK

Ref legal event code: MM4A

Ref document number: E 12791

Country of ref document: SK

Effective date: 20131121

REG Reference to a national code

Ref country code: EE

Ref legal event code: MM4A

Ref document number: E007260

Country of ref document: EE

Effective date: 20131130

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131122

Ref country code: PT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140521

Ref country code: SE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131122

Ref country code: SK

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131121

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131121

Ref country code: CZ

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131121

Ref country code: GR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140603

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140601

Ref country code: FI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131121

REG Reference to a national code

Ref country code: SI

Ref legal event code: KO00

Effective date: 20140714

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131122

Ref country code: HR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131121

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131130

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131121

REG Reference to a national code

Ref country code: AT

Ref legal event code: MM01

Ref document number: 569104

Country of ref document: AT

Kind code of ref document: T

Effective date: 20131121

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RO

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131121

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131121

Ref country code: PL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131121

REG Reference to a national code

Ref country code: ES

Ref legal event code: FD2A

Effective date: 20150327

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131122

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131130

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131121

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20131121

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 8

RDAF Communication despatched that patent is revoked

Free format text: ORIGINAL CODE: EPIDOSNREV1

APBM Appeal reference recorded

Free format text: ORIGINAL CODE: EPIDOSNREFNO

APBP Date of receipt of notice of appeal recorded

Free format text: ORIGINAL CODE: EPIDOSNNOA2O

APAH Appeal reference modified

Free format text: ORIGINAL CODE: EPIDOSCREFNO

APBQ Date of receipt of statement of grounds of appeal recorded

Free format text: ORIGINAL CODE: EPIDOSNNOA3O

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 9

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 10

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170808

APBU Appeal procedure closed

Free format text: ORIGINAL CODE: EPIDOSNNOA9O

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20211122

Year of fee payment: 14

Ref country code: DE

Payment date: 20211118

Year of fee payment: 14

PUAH Patent maintained in amended form

Free format text: ORIGINAL CODE: 0009272

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: PATENT MAINTAINED AS AMENDED

27A Patent maintained in amended form

Effective date: 20220713

AK Designated contracting states

Kind code of ref document: B2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: DE

Ref legal event code: R102

Ref document number: 602008017695

Country of ref document: DE

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NO

Payment date: 20220921

Year of fee payment: 15

REG Reference to a national code

Ref country code: NO

Ref legal event code: TB2

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20221014

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602008017695

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20230601

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20221130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20231130