EP1774598B1 - Chip-scale methods for packaging light emitting devices and chip-scale packaged light emitting devices - Google Patents

Chip-scale methods for packaging light emitting devices and chip-scale packaged light emitting devices Download PDF

Info

Publication number
EP1774598B1
EP1774598B1 EP20050769290 EP05769290A EP1774598B1 EP 1774598 B1 EP1774598 B1 EP 1774598B1 EP 20050769290 EP20050769290 EP 20050769290 EP 05769290 A EP05769290 A EP 05769290A EP 1774598 B1 EP1774598 B1 EP 1774598B1
Authority
EP
Grant status
Grant
Patent type
Prior art keywords
carrier substrate
plurality
diode
conductive
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP20050769290
Other languages
German (de)
French (fr)
Other versions
EP1774598A2 (en )
Inventor
James Ibbetson
Bernd Keller
Primit Parikh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cree Inc
Original Assignee
Cree Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/483Containers
    • H01L33/486Containers adapted for surface mounting
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481Internal lead connections, e.g. via connections, feedthrough structures
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/0502Disposition
    • H01L2224/05023Disposition the whole internal layer protruding from the surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05075Plural internal layers
    • H01L2224/0508Plural internal layers being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05568Disposition the whole external layer protruding from the surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12035Zener diode
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

A packaged light emitting device includes a carrier substrate (20) having a top surface and a bottom surface, first and second conductive vias (22S, B) extending from the top surface of the substrate (20) to the bottom surface of the substrate, and a bond pad (24) on the top surface of the substrate in electrical contact with the first conductive via (22A). A diode (16) having first and second electrodes is mounted on the bond pad with the first electrode (26) is in electrical contact with the bond pad (24). A passivation layer (32) is formed on the diode (16), exposing the second electrode of the diode (16). A conductive trace (33) is formed on the top surface of the carrier substrate in electrical contact with the second conductive via (22B) and the second electrode. The conductive trace is on and extends across the passivation layer to contact the second electrode. Methods of packaging light emitting devices include providing an epiwafer including a growth substrate and an epitaxial structure on the growth substrate, bonding a carrier substrate to the epitaxial structure of the epiwafer, forming a plurality of conductive vias through the carrier substrate, defining a plurality of isolated diodes in the epitaxial structure, and electrically connecting at least one conductive via to respective ones of the plurality of isolated diodes.

Description

    CLAIM OF PRIORITY AND CROSS REFERENCE TO PROVISIONAL APPLICATION
  • This application claims priority to and the benefit of U.S. Provisional Application No. 60/584,187 filed June 30, 2004 , entitled, "Chip Scale Packaging of Light Emitting Devices and Packaged Light Emitting Devices".
  • FIELD OF THE INVENTION
  • The present invention relates to semiconductor devices, and more particularly to packaged light emitting devices and methods of packaging of light emitting devices.
  • BACKGROUND
  • Light emitting diodes and laser diodes are well known solid state electronic devices capable of generating light upon application of a sufficient voltage. Light emitting diodes and laser diodes may be generally referred to as light emitting devices (LEDs). Light emitting devices generally include a p-n junction formed in an epitaxial layer grown on a substrate such as sapphire, silicon, silicon carbide, gallium arsenide and the like. The wavelength distribution of the light generated by the LED depends on the material from which the p-n junction is fabricated and the structure of the thin epitaxial layers that include the active region of the device.
  • Typically, an LED includes a substrate, an n-type epitaxial region formed on the substrate and a p-type epitaxial region formed on the n-type epitaxial region (or vice-versa). In order to facilitate the application of a voltage to the device, an anode ohmic contact is formed on a p-type region of the device (typically, an exposed p-type epitaxial layer) and a cathode ohmic contact is formed on an n-type region of the device (such as the substrate or an exposed n-type epitaxial layer).
  • In order to use an LED in a circuit, it is desirable to package the LED to protect it from environmental harm and mechanical damage. An LED package also includes means, such as electrical leads, for electrically connecting the LED chip to an external circuit. In a typical package 70 illustrated in FIG. 1A, an LED 72 is mounted on a reflective cup 73 by means of a solder bond or epoxy. One or more wirebonds connect the ohmic contacts of the LED to leads 75A, 75B which may be attached to or integral with the reflective cup 73. The entire assembly is then encapsulated in a clear protective resin 74 which may be molded in the shape of a lens to collimate the light emitted from the LED chip 72.
  • In another conventional package 80 illustrated in FIG. 1B, a plurality of LED chips 82 are mounted onto a printed circuit board (PCB) carrier 83. One or more wirebond connections are made between ohmic contacts on the LEDs 82 and electrical traces 85A, 85B on the PCB 83. Each mounted LED 82 is then covered with a drop of clear resin 84 which may provide environmental and mechanical protection to the chip while also acting as a lens. The individual packaged LEDs 82 are then separated by sawing the PCB board 83 into small squares, each of which contains one or more LED chips 82.
  • One drawback to these methods of packaging an LED chip may be that the chips are mounted on the carriers one at a time. That is, each LED is individually mounted onto the PCB or a reflector cup. In addition, wirebond connections are typically made to each LED chip. These operations may be costly, time-consuming and may require substantial amounts of manual labor and/or specialized equipment. Problems with wirebond connections may also account for device failures in the field. Moreover, alignment and placement problems associated with mounting the LED chips may result in undesirable variations in optical characteristics of the resulting packaged chips.
  • One figure of merit for users of light emitting devices is cost per lumen, that is, the cost of obtaining a given level of light output. The high cost of conventional packaging techniques may be one factor that keeps the cost per lumen of solid state lighting relatively high. In addition, conventional packaging techniques may result in large, bulky packages that are unsuitable for certain miniaturized applications such as cellular telephone backlights. Conventional packaging techniques may also have poor thermal resistance characteristics that limit the power levels at which the LED chip may be driven and place constraints on system designers with respect to placement of LEDs.
  • US-B-6,531,328 discloses a semiconductor structure comprising a carrier substrate of silicone having top and bottom surfaces with a plurality of light emitting diodes mounted on bond pads on the top surface and having first and second electrodes electrically connected to first and second conductive vias that extend from the top to the bottom surface of the substrate. The electrodes are sealed in position by an encapsulant and a conductive trace is formed on the top surface of the carrier substrate in electrical contact with the second conductive via and the second electrode.
  • US-A-2003/0013217 discloses a method of forming a packaged light emitting device. An epiwafer is provided comprising a growth substrate with an epitaxial structure thereon. A carrier substrate is bonded to the epitaxial structure on the epiwafer comprising a mesa selectively etched before bonding, and a plurality of conductive vias are formed through the carrier substrate. One of the conductive vias is insulated from the carrier substrate by an insulating coating, defining a plurality of isolated diodes in the epitaxial structure. The conductive vias are electrically connected to respective isolated diodes.
  • WO 2004/088760, dated 23 March 2004 and published on 14 October 2004 , discloses surface mount light emitting diode packages in which a plurality of arrays of openings are drilled into an electrically insulating submount wafer. Metal is applied to the drilled openings to produce a plurality of via arrays and LED dice are flip-chip bonded on to a front side of the submount wafer. The p-type and n-type contacts of each flip-chip bonded LED communicate electrically with a solderable backside of the submount wafer through a via array.
  • According to WO 2004/100343, dated 26 April 2004 and published on 18 November 2004 , an LED packaged for high temperature operation comprises a metal base including an underlying thermal connection pad and a pair of electrical connection pads, an overlying ceramic layer and an LED die mounted overlying the metal base. The LED is thermally coupled through the metal base to the thermal connection pad and the electrodes are electrically connected to the underlying electrical connection pads. To enhance heat flow, thermal vias are provided to the thermal connector pad.
  • EP-0704947 relates to an optical module including a first substrate; a vertical cavity surface emitting laser supported on the first substrate;on electrode structure supported on the first substrate; and a second substrate including a first bump and a second bump.
  • According to the present invention, there is provided a packaged light emitting device in line with claim 1 includes a carrier substrate having a top surface and a bottom surface, first and second conductive vias extending from the top surface of the substrate to the bottom surface of the substrate, and a bond pad on the top surface of the substrate in electrical contact with the first conductive via. A diode having first and second electrodes is mounted on the bond pad with the first electrode in electrical contact with the bond pad. A passivation layer is formed on the diode, exposing the second electrode of the diode. A conductive trace is formed on the top surface of the carrier substrate in electrical contact with the second conductive via and the second electrode. The conductive trace is on and extends across the passivation layer to contact the second electrode.
  • In some embodiments, the passivation layer may be partically or completely removed after the conductive trace is formed, leaving a so-called air bridge connection between the second electrode and the second conductive via.
  • The passivation layer covers a portion of the carrier substrate. The passivation layer further covers a portion of the bond pad.
  • A reflective layer is formed on the carrier substrate surrounding the diode, to reflect light emitted by the diode in a desired direction. The reflective layercovers portions of the passivation layer and the conductive trace and may define a cavity above the diode which may be filled with an encapsulant material. The encapsulant material may include a wavelength conversion material such as a wavelength conversion phosphor. In some embodiments, the encpasulant material may be engineered to have a high refractive index using, for example, a composite of nanoparticles and epoxy resin or silicone. In some embodiments, the index of refraction of the encapsulant material may be 1.6 or more. In some embodiments, a wavelength conversion material may be coated on a surface of the diode.
  • In some embodiments, a packaged light emitting device may further include a sealing layer on the reflective layer that forms a hermetic seal above the diode for environmental and mechanical protection.
  • In some embodiments, the diode includes a growth substrate and an epitaxial structure on the growth substrate. In some embodiments, the growth substrate has a thickness less than about 150 µm. In further embodiments, the diode includes an epitaxial structure from which a growth substrate has been removed.
  • The present invention also provides a method of forming packaged light emitting devices according to claim 8. This comprises providing an epiwafer comprising a growth substrate and an epitaxial structure on the growth substrate; forming a plurality of bond pads on a conductive carrier substrate; bonding a conductive carrier substrate to the epitaxial structure of the epiwafer; forming a plurality of conductive vias through the conductive carrier substrates, the conductive vias being insulated from the conductive carrier substrate by an insulating coating; defining a plurality of isolated diodes in the epitaxial structure bonded to at least one plurality of bond pads; electrically connecting the plurality of conductive vias to respective ones of the plurality of isolated diodes; forming a passivation layer directly on the carrier substrate and at least one diode of the plurality of diodes, the passivation layer exposing an electrode on said diode; forming a plurality of conductive traces on a side of the carrier substrate on which the plurality of diodes are bonded, each of the plurality of conductive traces electrically connecting a top surface of a diode opposite the carrier substrate with a conductive via; forming a reflective layer on the upper surface of the carrier substrate, the reflective layer defining a cavity above said diode and covering a portion of the passivation layer and a portion of at least one of the plurality of conductive traces.
  • Methods according to embodiments of the invention may further include encapsulating at least one of the isolated diodes with an encapsulant and separating the encapsulated diode into an individual packaged device.
  • In some embodiments, bonding the carrier substrate to the epitaxial structure is followed by removing the growth substrate from the epitaxial structure.
  • In some embodiments, methods according to the invention include thinning the growth substrate to a thickness of less than 150 µm.
  • In some embodiments, forming a plurality of conductive vias through the carrier substrate includes forming at least a pair of vias through the carrier substrate for each isolated diode. In some embodiments, the carrier substrate itself, being formed from a conductive material, serves to act as one of the pair of conductive vias for each isolated diode. The remaining conductive via may be electrically isolated from the carrier substrate. In some embodiments, additional circuitry and/or circuit elements may be added to the carrier wafer to aid the light emitting diode operation. Such circuitry and/or elements may include a Zener diode for electrostatic discharge protection, electronic driver circuitry to regulate the voltage or current during diode operation, and/or digital circuitry to aid addressing the LED in certain applications.
  • In further embodiments, encapsulating at least one of the plurality of diodes with an encapsulant includes encapsulating a diode with an encapsulant material including a wavelength conversion material, such as a phosphor.
  • In some embodiments, defining a plurality of isolated diodes in the epitaxial structure includes forming a plurality of mesa structures in the epitaxial structure, for example by selectively etching the epitaxial structure. Selectively etching the epitaxial structure to form a plurality of mesas may be performed before bonding the carrier substrate to the epitaxial structure. In some embodiments, selectively etching the epitaxial structure to form a plurality of mesas is performed after bonding the epitaxial structure to the carrier substrate and removing the growth substrate.
  • In some embodiments, defining a plurality of isolated diodes in the epitaxial structure precedes bonding the epitaxial structure to the carrier substrate. In further embodiments, removing the growth substrate precedes defining a plurality of isolated diodes in the epitaxial structure.
  • Each of the conductive vias may be in electrical contact with at least one of the bond pads.
  • In further embodiments, methods include forming a plurality of bond pads on a side of the carrier substrate opposite a side of the carrier substrate on which the plurality of diodes are bonded such that each bond pad is in electrical contact with at least one of the conductive vias.
  • An encapsulating material, which may include a wavelength conversion material, may be deposited in the cavity defined by the reflective layer. Additionally, the cavity may be covered with a sealing member that may form a hermetic seal over the cavity.
  • In some embodiments of the invention, at least two isolated diodes may be covered with a transparent resin. In some embodiments, separating the isolated diodes into packaged devices includes forming a packaged device having at least two diodes therein.
  • Some embodiments of the invention provide a semiconductor structure having a carrier substrate having a top surface and a bottom surface, a plurality of light emitting diodes bonded to the top surface of the carrier substrate, each of the light emitting diodes having first and second electrodes, and a plurality of pairs of first and second conductive vias extending from the top surface of the carrier substrate to the bottom surface of the substrate, wherein each pair of conductive vias is electrically connected to the first and second electrodes of a light emitting diode of the plurality of light emitting diodes.
  • In some embodiments, the semiconductor structure further includes a plurality of bond pads disposed between the top surface of the carrier substrate and the plurality of light emitting diodes, wherein at least one of the light emitting diodes is mounted on one of the bond pads.
  • An encapsulant material may be formed on at least one of the light emitting diodes. In some embodiments, a plurality of bond pads is formed on the bottom surface of the carrier substrate, wherein each of the plurality of bond pads on the bottom surface of the carrier substrate is in electrical contact with at least one of the first or second conductive vias.
  • In some embodiments, the thermal and/or electrical resistance of the package may be reduced by the formation of additional vias through the carrier substrate for each diode. Accordingly, packaged light emitting devices according to some embodiments of the invention may include at least one additional conductive via extending through the substrate.
  • In further embodiments, the packaged light emitting device includes a conductive carrier substrate and a current blocking layer between the conductive via and the substrate.
  • Other features, embodiments and aspects of the invention will be apparent from the detailed description and drawings, wherein:
    • FIGS. 1A-1B illustrate conventional LED packages;
    • FIGS. 2A-2H are cross-sectional drawings illustrating some embodiments of the invention;
    • FIGS. 3A-3D are cross-sectional drawings illustrating further embodiments of the invention;
    • FIGS. 4A-4J are cross-sectional drawings illustrating further embodiments of the invention;
    • FIGS. 5A-5I are cross-sectional drawings illustrating further embodiments of the invention;
    • FIG. 6 is a cross-sectional drawing illustrating further embodiments of the invention; and
    • FIG. 7 is a cross-sectional drawing illustrating further aspects of the invention.
  • The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. Like numbers refer to like elements throughout. Furthermore, the various layers and regions illustrated in the figures are illustrated schematically. As will also be appreciated by those of skill in the art, while the present invention is described with respect to semiconductor wafers and diced chips, such chips may be diced into arbitrary sizes. Accordingly, the present invention is not limited to the relative size and spacing illustrated in the accompanying figures. In addition, certain features of the drawings such as layer thicknesses and feature sizes are illustrated in exaggerated dimensions for clarity of drawing and ease of explanation.
  • It will be understood that when an element or layer is referred to as being "on", "connected to" or "coupled to" another element or layer, it can be directly on, connected or coupled to the other element or layer or intervening elements or layers may be present. In contrast, when an element is referred to as being "directly on," "directly connected to" or "directly coupled to" another element or layer, there are no intervening elements or layers present. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.
  • It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
  • Furthermore, relative terms, such as "lower" or "bottom" and "upper" or "top," may be used herein to describe one element's relationship to another elements as illustrated in the figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as being on the "lower" side of other elements would then be oriented on "upper" sides of the other elements. The exemplary term "lower", can therefore, encompasses both an orientation of "lower" and "upper," depending of the particular orientation of the figure. Similarly, if the device in one of the figures is turned over, elements described as "below" or "beneath" other elements would then be oriented "above" the other elements. The exemplary terms "below" or "beneath" can, therefore, encompass both an orientation of above and below. It will also be appreciated by those of skill in the art that references to a structure or feature that is disposed "adjacent" another feature may have portions that overlap or underlie the adjacent feature.
  • The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, elements or components, but do not preclude the presence or addition of one or more other features, elements or components.
  • Embodiments of the present invention are described herein with reference to cross-section, plan-view and/or perspective illustrations that are schematic illustrations of idealized embodiments of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, a region illustrated as a rectangle will, typically, have rounded, curved or graded features at its edges rather than a discrete change from one region to the next. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region of a device and are not intended to limit the scope of the present invention.
  • Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and the present disclosure and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
  • Embodiments of the invention now will be described, generally with reference to gallium nitride-based light emitting diodes on silicon carbide-based substrates. However, it will be understood by those having skill in the art that many embodiments of the invention may be employed with many different combinations of substrate and epitaxial layers. For example, combinations can include AlGaInP diodes on GaP substrates; InGaAs diodes on GaAs substrates; AlGaAs diodes on GaAs substrates; SiC diode on SiC or sapphire (Al2O3) substrate; and/or a nitride-based diodes on gallium nitride, silicon carbide, aluminum nitride, sapphire, silicon, zinc oxide and/or other substrates.
  • GaN-based light emitting devices typically include an insulating or conductive substrate such as SiC or sapphire on which a plurality of GaN-based epitaxial layers are formed. The epitaxial layers may include an active region having a p-n junction that emits light when energized.
  • Although various embodiments of LEDs disclosed herein include a substrate, it will be understood by those skilled in the art that the crystalline epitaxial growth substrate on which the epitaxial layers including an LED are grown may be removed, and the freestanding epitaxial layers may be mounted on a substitute carrier substrate or submount which may have better thermal, electrical, structural and/or optical characteristics than the original substrate. The invention described herein is not limited to structures having crystalline epitaxial growth substrates and may be utilized in connection with structures in which the epitaxial layers have been removed from their original growth substrates and bonded to substitute carrier substrates.
  • Light emitting devices for use in embodiments of the present invention may be gallium nitride based light emitting diodes or lasers fabricated on a silicon carbide substrate such as those devices manufactured and sold by Cree, Inc. of Durham, North Carolina. For example, the present invention may be suitable for use with LEDs and/or lasers as described in United States Patent Nos. 6,740,906 , 6,201,262 , 6,187,606 , 6,120,600 , 5,912,477 , 5,739,554 , 5,631,190 , 5,604,135 , 5,523,589 , 5,416,342 , 5,393,993 , 5,338,944 , 5,210,051 , 5,027,168 , 5,027,168 , 4,966,862 and/or 4,918,497 . Other suitable LEDs and/or lasers are described in United States Patent Publication No. 2003/0006418 , entitled "GROUP III NITRIDE BASED LIGHT EMITTING DIODE STRUCTURES WITH A QUANTUM WELL AND SUPERLATTICE, GROUP III NITRIDE BASED QUANTUM WELL STRUCTURES AND GROUP III NITRIDE BASED SUPERLATTICE STRUCTURES,".
  • In some embodiments of the invention, the light emitting devices may include a p-electrode that provides a reflecting layer to reflect light generated in the active region back through the device. Reflective p-electrodes and related structures are described in U.S. Patent Publication No. 2003/0123164 entitled "LIGHT EMITTING DIODES INCLUDING SUBSTRATE MODIFICATIONS FOR LIGHT EXTRACTION AND MANUFACTURING METHODS THEREFOR".
  • Referring now to the embodiments of FIG. 2A, methods of packaging LEDs according to some embodiments of the invention employ an epiwafer 10 having a substrate 12 and an epitaxial growth layer 14. As discussed above, the substrate 12 may be a silicon carbide single crystal of the 4H or 6H polytype. The epitaxial growth layer 14 may include p- and n- type layers (not shown) which form a p-n junction diode structure, an isotype heterostructure diode structure, or other diode structure. In general, the n-type layers may be formed directly on the substrate 12, while the p-type layers are formed on the n-type layers. In some embodiments, the epitaxial layers include one or more Group III-nitride semiconductor material such as GaN, AlGaN, and/or InGaN. Thus, the epitaxial growth layer 14 may include multiple layers, all commonly referred to as the epitaxial layer 14.
  • The epiwafer 10 may be masked, patterned and etched using conventional wet and/or dry etch techniques to form a plurality of diodes 16, each of which may include a p-n junction light emitting diode as illustrated in FIG. 2B. It will be understood by those skilled in the art that the diodes 16 may include light emitting diodes, superluminescent diodes, laser diodes and/or any other solid state light emitting devices.
  • Referring to the embodiments of FIG. 2C, the epiwafer 10 may then be wafer-bonded upside-down (i.e. epitaxial side down in flip-chip fashion) to a carrier substrate 20 which may include Si, SiC, GaAs, AlN or any other suitable substrate. In particular, carrier substrate 20 may be a semiconductor wafer, or a wafer of insulating or semi-insulating material. In some embodiments, carrier substrate 20 is insulating and has high thermal conductivity. Carrier substrate 20 may include a plurality of conductive vias 22A, 22B therethrough. As will be discussed in more detail below, the vias 22A, 22B may be used to make electrical contact to electrodes of the diodes 16, for example the anode (positive) and cathode (negative) contacts of the diodes 16. The vias 22A, 22B may be formed as through-holes in the carrier substrate 20 which are filled and/or plated with conductive material, such as metal. At least one via 22A may be in electrical contact with a surface of each diode 16, thereby forming an anode or cathode contact to the diode 16. An adjacent via 22B may be coupled to an opposite surface of the diode 16 by means of a metallization (not shown) to thereby form the opposite (cathode or anode) connection to the diode 16. Interconnection of the vias 22A, 22B with the diode 16 is described in more detail below. Vias 22A, 22B may be formed in the carrier substrate 20 before or after bonding of the epiwafer 10.
  • As illustrated in FIG. 2D, the substrate 12 may be thinned, for example, by etching, mechanical lapping or grinding and polishing, to reduce the overall thickness of the structure. In particular, the substrate 12 may be thinned to a thickness of less than 150 microns. Thinning the substrate 12 may also reduce the forward voltage (Vf) required to operate the diode 16. Techniques for thinning the substrate 12 are described in U.S. Patent Application Serial No. 10/987,135 entitled "Methods of Processing Semiconductor Wafer Backsides Having Light Emitting Devices (LEDs) Thereon and LEDs So Formed " filed November 12,2004. Furthermore, the substrate 12 may be shaped or roughened using sawing, laser scribing or other techniques to introduce geometrical features such as angled sidewalls which may increase light extraction. The substrate 12 may be etched to improve light extraction using for example the etch process described in US. Patent Application Serial No. 10/811,350 entitled "ETCHING OF SUBSTRATES OF LIGHT EMITTING DIODES" filed March 26, 2004.
  • Portions of the substrate 12 may then be selectively removed, by etching and/or sawing for example, to isolate each individual diode 16 as shown in FIG. 2E. Alternatively, as shown in FIG. 2F, the substrate may be remove entirely by substrate removal techniques such as the techniques taught in U.S. Patent Nos. 6,559,075 , 6,071,795 , 6,800,500 and/or 6,420,199 and/or U.S. Patent Publication No. 2002/0068201 .
  • Once the diodes 16 have been isolated on the carrier substrate 20 (with or without portions of substrate 12 attached), the individual diodes 16 may be coated with an optional wavelength conversion layer 25. The wavelength conversion layer 25 may include a wavelength conversion phosphor such as one or more of the phosphors described in U.S. Patent No. 5,998,925 , U.S. Patent Publication 2002/0105266 and/or U.S. Patent Publication No. 2004/0051111 for down-converting light emitted by the diode 16 into a lower frequency (higher wavelength) light. As is known in the art, unconverted light emitted by the diode 16 may combine with converted light emitted by the conversion layer 25 to form light which is perceived as a third color. For example, blue light emitted by the diode 16 may combine with yellow light emitted by the conversion layer 25 to form light which may be perceived by an observer as white or near-white in color.
  • As shown in FIG. 2G, a drop of an encapsulant material 26 such as a clear epoxy may be placed over each diode 16. The encapsulant material 26 may provide mechanical and environmental protection to the diode 16 and may also function as a lens. By using a composite encapsulant material whose refractive index is about 1.6 or higher, for example a composite encapsulant material including high index nanoparticles, the efficiency of the diode may be improved. As illustrated in FIG. 2H, the carrier substrate 20 is then diced (e.g. by sawing) to form individual packaged devices 30 which are ready to be mounted in a circuit or system.
  • Contact to the packaged devices 30 is made by connection to bond pads (not shown) on the bottom surface of the carrier substrate coupled to the vias 22A, 22B. Thus, the packaged device may be attached directly to a circuit board or other carrier by solder bonding, epoxy bonding or other methods. Since device separation occurs last, most of the package processing is done at the wafer level, which may substantially decrease the overall cost of packaging the device. Reducing the packaging cost per die may in turn decrease the cost per lumen of light output by the packaged parts. In addition, the resulting packaged device may be relatively small which permits placement of the packaged device in a smaller footprint compared to a conventional package and results in conservation of space on a PCB. By providing a smaller, chip-scale package, secondary optics (e.g. other lenses or reflectors in the system) may also be made more compact and affordable.
  • Light extraction from a package according to some embodiments of the invention may be as good or better than light extraction from conventional packages. In particular, light extraction from packages according to some embodiments of the invention may be increased by forming light extraction features on various surfaces on or within the package such as unbonded surfaces of the diode 16 and/or unbonded surfaces of the carrier substrate 20. Light extraction features on the surface of the diode 16 may include, for example, surface roughness, beveled surfaces, pyramid- or cone-shaped features and the like which reduce total internal reflection at the surface of the device. The unbonded surfaces of the carrier substrate 20 may be coated with a reflective layer and/or may be textured. In addition, light scattering agents, including high refractive index materials, may be added to the encapsulant material 26, and the surface of the encapsulant material 26 may be roughened or faceted to improve light extraction.
  • The thermal resistance of a package according to some embodiments of the present invention may be lower than that of conventional packages due to the wafer bond connection between the diode 16 and the carrier substrate 20. In particular, the thermal resistance of the package may be low where the carrier wafer includes a material with high thermal conductivity such as SiC or AlN. Alternatively, the thermal and/or electrical resistance of the package may be made even lower by the formation of additional vias through the carrier substrate for each diode 16.
  • Further embodiments of the invention are illustrated in FIGs. 3A-3D. As illustrated therein, an epiwafer 10 including a substrate 12 and an epitaxial layer 14 may be wafer bonded to a carrier substrate 20 without first patterning and etching the epitaxial layer 14 to define individual diodes therein. The substrate 12 may then be removed using conventional lift-off techniques referenced above. The resulting epitaxial layer 14, which is wafer bonded to the carrier substrate 20, may then be etched to form mesas which define individual diodes 16. The resulting structure may then processed as described above in connection with FIGs. 2F-2H. One advantage of these embodiments may be that the epiwafer 10 does not have to be precisely aligned with bond pads on the carrier substrate 20 when it is bonded to the carrier substrate 20.
  • Procedures for fabricating devices according to some embodiments of the invention are shown in greater detail in FIGs. 4A-4J. For clarity, only a single diode 16 is illustrated in FIGs. 4A-4J. As illustrated in FIG. 4A, a substrate 12 on which a plurality of diodes 16 are formed is wafer bonded to a carrier substrate 20 on which a plurality of bond pads 24 are formed. A metal stack 26 on diode 16 bonds to bond pad 24. Metal stack 26 may include ohmic, barrier, reflector and/or bonding layers as described in U.S. Patent Publication No. 2003/0045015 , U.S. Patent Publication No. 2003/0042507 , U.S. Patent No. 6,747,298 , and/or PCT Publication No. WO004/010509 . After bonding wafer 12 to the carrier substrate 20, the growth wafer 12 may be removed according to the methods referenced above. In some embodiments, wafer 12 may be thinned instead of being completely removed. Next, as illustrated in FIG. 4C, a plurality of vias 22A, 22B may be formed in the substrate 20. For each diode 16, at least one via 22B may be formed beneath each bond pad 24. The vias 22A, 22B may then be plated or filled with metal or other conducting material as shown in FIG. 4D, and bond pads 28A, 28B may be formed on the back side of substrate 20 (i.e. opposite diode 16) in electrical contact with conductive vias 22A, 22B, respectively, as shown in FIG. 4E. A passivation layer 32 may be formed on the upper surface of the substrate 20 adjacent the diode 16 and patterned to reveal at least a portion of an electrode on a surface of diode 16 and at least a portion of the via 22B as shown in FIG. 4F. Note that as formed, the vias 22A and 22B are electrically isolated from each other (and likewise bond pads 28A and 28B are isolated from each other). This isolation may be provided in a number of ways. For example, the carrier substrate may be made from an insulating or semi-insulating material. Alternatively, if the carrier substrate is an electrically conductive material, the surfaces of the carrier substrate, including the unfilled vias, may be coated with an insulating material.
  • Referring to the embodiments of FIG. 4G, a metal interconnect 33 may be formed using conventional techniques (such as evaporation) to connect the conductive via 22B with the exposed electrode of diode 16. In some embodiments, an ohmic contact (not shown) may be formed on an exposed surface of diode 16 prior to interconnection with via 22B. In some embodiments, the passivation layer 32 may be partially or completely removed after the metal interconnect 33 is formed, leaving a so-called air bridge connection between the exposed surface of diode 16 and via 22B. As shown in FIG. 4H, a reflective surface 34 may be formed around each diode 16, using electroplating, for example, to reflect light emitted by the device in a desired direction. An encapsulant material 36 may then be deposited above diode 16 within a cavity 35 defined by reflective surface 34 (FIG. 4I). In some embodiments the cavity 35 defined by the reflective surface 34 may be shallow, e.g. such that it does not extend above the diode 16, but its perimeter may still serve to define the shape of the encapsulant material through the action of surface tension. In some embodiments, the encapsulant material 36 may include a wavelength conversion material as described above. Finally, as illustrated in FIG. 4J, an optional sealing layer 38 may be formed above the cavity 35. The sealing layer 38, which may include SiO2 may form a hermetic seal over the cavity 35 to provide additional protection for the diode 16. The completed packaged devices may then be separated to provide individual packaged devices.
  • Methods of fabricating packaged devices according to further embodiments the invention are shown in FIGs. 5A-5I. Referring to the embodiments of FIG. 5A, an epiwafer 10 including a substrate 12 and an epitaxial layer 14 may be etched to form a plurality of diodes 16. For clarity, only a single diode 16 is illustrated in FIGs. 5A-5L. The top layer 16A of each diode 16 has a conductivity type (p or n). A portion of each diode 16 is further etched to reveal a contact layer 16B having a conductivity type opposite the conductivity type of the top layer 16A. Passivation layer 32 may be applied to the structure and patterned to isolate the edges of diode 16, and also to isolate top layer 16A from contact layer 16B. Metal stacks 34A and 34B may then formed on top layer 16A and contact layer 16B respectively as illustrated in FIG. 5B. Metal stacks 34A and 34B may include ohmic, barrier, reflector and/or bonding layers as described above.
  • Referring to the embodiments of FIGs. 5C-5E, a carrier substrate 20 is provided. Carrier substrate 20 may include SiC, AlN, GaAs, Si, or any other suitable substrate material. In some embodiments, carrier substrate 20 is insulating and has high thermal conductivity. Vias 22A, 22B may be etched through carrier substrate 20 and plated or filled with metal or another conductive material. Backside traces 28A, 28B may be formed on the bottom of carrier substrate 20 while bond pads 24A, 24B may be formed on the top surface of carrier substrate as illustrated in FIGs. 5D-E. Traces 28A, 28B may be used to mount the finished device on a PCB, for example, while bond pads 24A, 24B may be used to bond to metal stacks 34A, 34B, respectively, of a diode 16 as shown in FIG. 5F.
  • Referring to the embodiments of FIG. 5G, after bonding of the epiwafer 10 to carrier substrate 20, substrate 12 may be removed, leaving individual diodes 16 bonded to carrier substrate 20. Alternatively, substrate 12 may be thinned but not completely removed. Substrate 12 may be thinned before or after wafer bonding to carrier substrate 20.
  • Diodes 16 may be coated, using electrophoretic deposition for example, with an optional wavelength conversion layer 25 as shown in FIG. 5H, and may be covered with a drop of transparent resin encapsulant 27 as shown in FIG. 5I which may provide environmental and mechanical protection to the chip while also acting as a lens. The individual packaged devices 30 may then be separated, for example by dicing the carrier substrate 20. In some embodiments, the wavelength conversion layer 25 may extend over portions of the surface of the carrier substrate.
  • FIG. 6 illustrates embodiments of the invention in which multiple diodes 36A, 36B are provided within a single packaged device 60. The diodes 36A, 36B may be interconnected in serial or parallel fashion using the techniques described above. Alternatively, the diodes may be electrically isolated from each other. Again, since all interconnection may be performed at the wafer level, the processing steps and cost required to fabricate the packaged device may be reduced. Accordingly, device redundancy may be built-in, improving reliability of the device.
  • FIG. 7 illustrate a packaged light emitting device in which only one of the conductive vias of the invention is shown but in which the carrier substrate 20 is made from a conductor or semiconductor material (e.g. Si, SiC), and which may thereby serve to provide an electrical connection between, for instance, the bond pad 24A and the backside trace 28A. Consequently, the formation of a via connecting the bond pad 24A and the backside trace 28A may not be necessary for providing an electrical connection (although a via may nevertheless be formed to improve thermal conductivity as described above). In these devices, a barrier 29 may be formed between the via 22B, bond pad 24B, and/or backside trace 28B and the conducting substrate 20 in order provide electrical isolation. The barrier 29 may include a thin insulator layer (e.g. SiN) deposited on the substrate after the formation of the via. Alternatively, it may be provided through the formation of a current blocking semiconductor junction (by dopant diffusion, for example) prior to the filling of the via and the formation of the bond pad and the backside trace. Other methods for forming the barrier 29 will be readily apparent to those of ordinary skill in the art. A current blocking semiconductor junction may also act as a Zener diode for electrostatic discharge protection, as described in more detail in United States Patent Application No. 10/987,894 filed November 12, 2004 , entitled "Semiconductor Light Emitting Devices and Submounts and Methods for Forming the Same".

Claims (20)

  1. A packaged light emitting device, comprising:
    a carrier substrate (20) having a top surface and a bottom surface;
    first and second conductive vias (22A, 22B) extending from the to surface of the carrier substrate to the bottom surface of the carrier substrate;
    a bond pad (24A) on the top surface of the carrier substrate in electrical contact with the first conductive via;
    a diode (16) having first and second electrodes, wherein the diode is mounted on the bond pad, and wherein the first electrode is in electrical contact with the bond pad;
    a passivation layer (32) on the diode, the passivation layer exposing the second electrode of the diode, the passivation layer (32) being in direct contact with a portion of the carrier substrate (20) and the second electrode of the diode (16)and the passivation layer (32) further covering a portion of the bond pad (24A) and being in direct contact with the portion of the bond pad;
    a conductive trace on the top surface of the carrier substrate and in electrical contact with the second conductive via and the second electrode, wherein the conductive trace is on an extends across the passivation layer to contact the second electrode; and
    a reflective layer (34) on the carrier substrate (20) adjacent the diode (16), wherein the reflective layer covers portions of the passivation layer (32) and the conductive trace.
  2. The packaged light emitting device of claim 1, wherein the diode is mounted in a cavity (35) filled with an encapsulant material (36), the packaged light emitting device further comprising:
    a sealing layer (38) on the reflective layer and over the encapsulant material.
  3. The packaged light emitting device of claim 2, wherein the sealing layer (38) forms a hermetic seal to the reflective layer (34).
  4. The packaged light emitting device of claim 1, wherein the diode (16) comprises an epitaxial structure from which a growth substrate has been removed.
  5. The packaged light emitting device of claim 1 wherein the conductive trace forms an air bridge between the second conductive via (22B) and the second electrode.
  6. The packaged light emitting device of claim 1, wherein at least one additional conductive via extends from the top surface of the carrier substrate to the bottom surface of the carrier substrate.
  7. The packaged light emitting device of claim 1, wherein the carrier substrate (20) is conductive, and further comprising a current blocking layer (29) between a conductive via (22B) and the carrier substrate.
  8. A method of forming packaged light emitting devices, comprising:
    providing an epiwafer (10) comprising a growth substrate and an epitaxial structure (14) on the growth substrate;
    forming a plurality of bond pads on a conductive carrier substrate;
    bonding the conductive carrier substrate (20) to the epitaxial structure of the epiwafer;
    forming a plurality of conductive vias (22A, 22B) through the conductive carrier substrate, the conductive vias being insulated from the conductive carrier substrate by an insulating coating (29);
    defining a plurality of isolated diodes (16) in the epitaxial structure bonded to at least one of the plurality of bond pads (24A); and
    electrically connecting the plurality of conductive vias to respective ones of the plurality of isolated diodes;
    forming a passivation layer (32) directly on the carrier substrate (20) and at least one diode (16) of the plurality of diodes, the passivation layer exposing an electrode on said diode;
    forming a plurality of conductive traces on a side of the carrier substrate (20) on which the plurality of diodes (16) are bonded, each of the plurality of conductive traces electrically connecting a top surface of a diode opposite the carrier substrate with a conductive via;
    forming a reflective layer (34) on the upper surface of the carrier substrate, the reflective layer defining a cavity (35) above said diode and covering a portion of the passivation layer and a portion of at least one of the plurality of conductive traces.
  9. The method of claim 8, further comprising:
    bonding the carrier substrate (20) to the epitaxial structure followed by removing the growth substrate from the epitaxial structure.
  10. A method of claim 8, wherein forming a plurality of conductive vias through the carrier substrate comprises forming a pair of vias (22A, 22B) through the carrier substrate for each isolated diode.
  11. A method of claim 8, wherein each of the conductive vias (22A, 22B) is an electrical contact with at least one of the plurality of bond pads (24B)
  12. A method of claim 11, wherein forming a plurality of conductive vias comprises forming a pair of conductive vias (22A), 22B) for each isolated diode (16).
  13. A method of claim 12, further comprising:
    forming a plurality of bonds pads (24A) on a side of the carrier substrate (20) opposite a side of the carrier substrate on which the plurality of diodes are bonded, each of the plurality of bonds pads (24A, 24B) in electrical contact with at least one of the plurality of conductive vias.
  14. The method of claim 8, further comprising:
    depositing an encapsulating material (36) in the cavity (35) above said diode (16).
  15. The method of claim 14, further comprising:
    covering the cavity (35), the encapsulating material (36) and the reflective layer (34) with a sealing member (38).
  16. The method of any one of claims 8 to 15, further comprising:
    coating each of the plurality of defined diodes with a coating containing a wavelength conversion material after bonding the carrier substrate (20) to the epitaxial structure.
  17. The method of any one of claims 8 to 16, further comprising:
    covering at last one diode (16) of the plurality of isolated diodes with a transparent resin, and then separating said diode.
  18. The method of any one of claims 8 to 16, further comprising:
    covering at least two isolated diodes (16) of the plurality of isolated diodes with a transparent resin, and separating the at least two isolated diodes from the plurality of isolated diodes to form a packaged device having at least two diodes.
  19. The method of any one of claims 8 to 16, further comprising:
    encapsulating at least one of the plurality of isolated diodes (16) with an encapsulant; and
    separating said one of the plurality of isolated diodes into an individual packaged device.
  20. The method of any one of claims 8 to 19, wherein forming a plurality of conductive vias (22A, 22B) through the carrier substrate (10) precedes bonding the epitaxial structure to the carrier substrate.
EP20050769290 2004-06-30 2005-06-30 Chip-scale methods for packaging light emitting devices and chip-scale packaged light emitting devices Active EP1774598B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US58418704 true 2004-06-30 2004-06-30
PCT/US2005/023755 WO2006005062A3 (en) 2004-06-30 2005-06-30 Chip-scale methods for packaging light emitting devices and chip-scale packaged light emitting devices

Publications (2)

Publication Number Publication Date
EP1774598A2 true EP1774598A2 (en) 2007-04-18
EP1774598B1 true EP1774598B1 (en) 2011-09-14

Family

ID=35783407

Family Applications (1)

Application Number Title Priority Date Filing Date
EP20050769290 Active EP1774598B1 (en) 2004-06-30 2005-06-30 Chip-scale methods for packaging light emitting devices and chip-scale packaged light emitting devices

Country Status (6)

Country Link
US (1) US7329905B2 (en)
EP (1) EP1774598B1 (en)
JP (1) JP4996463B2 (en)
KR (1) KR101193740B1 (en)
CN (1) CN101032034A (en)
WO (1) WO2006005062A3 (en)

Families Citing this family (146)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9368428B2 (en) * 2004-06-30 2016-06-14 Cree, Inc. Dielectric wafer level bonding with conductive feed-throughs for electrical connection and thermal management
US7534633B2 (en) * 2004-07-02 2009-05-19 Cree, Inc. LED with substrate modifications for enhanced light extraction and method of making same
JP4747726B2 (en) * 2004-09-09 2011-08-17 豊田合成株式会社 The light-emitting device
WO2006046655A1 (en) * 2004-10-27 2006-05-04 Kyocera Corporation Light emitting element mounting board, light emitting element storing package, light emitting device and lighting equipment
US7344902B2 (en) * 2004-11-15 2008-03-18 Philips Lumileds Lighting Company, Llc Overmolded lens over LED die
US7452737B2 (en) * 2004-11-15 2008-11-18 Philips Lumileds Lighting Company, Llc Molded lens over LED die
US7858408B2 (en) * 2004-11-15 2010-12-28 Koninklijke Philips Electronics N.V. LED with phosphor tile and overmolded phosphor in lens
US7432117B2 (en) * 2005-05-12 2008-10-07 Epistar Corporation Light-emitting diode and manufacturing method thereof
US7339196B2 (en) * 2005-06-25 2008-03-04 Industrial Technology Research Institute Packaging of SMD light emitting diodes
US8835952B2 (en) 2005-08-04 2014-09-16 Cree, Inc. Submounts for semiconductor light emitting devices and methods of forming packaged light emitting devices including dispensed encapsulants
KR101171186B1 (en) * 2005-11-10 2012-08-06 삼성전자주식회사 High luminance light emitting diode and liquid crystal display panel of using the same
US20070108463A1 (en) * 2005-11-17 2007-05-17 Chua Janet B Y Light-emitting diode with UV-blocking nano-particles
CN101385145B (en) 2006-01-05 2011-06-08 伊鲁米特克斯公司 Separate optical device for directing light from an LED
US8044412B2 (en) 2006-01-20 2011-10-25 Taiwan Semiconductor Manufacturing Company, Ltd Package for a light emitting element
US7528422B2 (en) * 2006-01-20 2009-05-05 Hymite A/S Package for a light emitting element with integrated electrostatic discharge protection
JP4996101B2 (en) * 2006-02-02 2012-08-08 新光電気工業株式会社 The method of manufacturing a semiconductor device and a semiconductor device
JP2009538536A (en) 2006-05-26 2009-11-05 クリー エル イー ディー ライティング ソリューションズ インコーポレイテッド Solid state light emitting device, and a method of manufacturing the same
US7646035B2 (en) * 2006-05-31 2010-01-12 Cree, Inc. Packaged light emitting devices including multiple index lenses and multiple index lenses for packaged light emitting devices
KR101314713B1 (en) * 2006-06-16 2013-10-07 신꼬오덴기 고교 가부시키가이샤 Semiconductor device and method of manufacturing semiconductor device, and substrate
US20070295968A1 (en) * 2006-06-27 2007-12-27 Kheng Leng Tan Electroluminescent device with high refractive index and UV-resistant encapsulant
WO2013116086A1 (en) * 2012-01-30 2013-08-08 Cree, Inc. Low temperature high strength metal stack for die attachment
JP4798006B2 (en) * 2006-06-30 2011-10-19 ソニー株式会社 Backlight device, a liquid crystal display device and an electronic apparatus
US9443903B2 (en) 2006-06-30 2016-09-13 Cree, Inc. Low temperature high strength metal stack for die attachment
US20090275266A1 (en) * 2006-10-02 2009-11-05 Illumitex, Inc. Optical device polishing
US7789531B2 (en) 2006-10-02 2010-09-07 Illumitex, Inc. LED system and method
US20080096365A1 (en) * 2006-10-20 2008-04-24 Cree, Inc. Permanent wafer bonding using metal alloy preform discs
DE102007030129A1 (en) 2007-06-29 2009-01-02 Osram Opto Semiconductors Gmbh A process for producing a plurality of optoelectronic components and optoelectronic component
US20090026486A1 (en) * 2007-07-26 2009-01-29 Sharp Kabushiki Kaisha Nitride based compound semiconductor light emitting device and method of manufacturing the same
US20090039366A1 (en) * 2007-08-08 2009-02-12 Huga Optotech Inc. Semiconductor light-emitting device with high heat-dissipation efficiency and method for fabricating the same
US8866169B2 (en) * 2007-10-31 2014-10-21 Cree, Inc. LED package with increased feature sizes
US20090144881A1 (en) * 2007-12-10 2009-06-11 Michael Harmik Panosian Work gloves with marking indicia
CN101459211B (en) * 2007-12-11 2011-03-02 富士迈半导体精密工业(上海)有限公司;沛鑫能源科技股份有限公司 Solid illuminating device
US9431589B2 (en) * 2007-12-14 2016-08-30 Cree, Inc. Textured encapsulant surface in LED packages
US7732829B2 (en) * 2008-02-05 2010-06-08 Hymite A/S Optoelectronic device submount
KR20100122485A (en) * 2008-02-08 2010-11-22 일루미텍스, 인크. System and method for emitter layer shaping
US7781780B2 (en) * 2008-03-31 2010-08-24 Bridgelux, Inc. Light emitting diodes with smooth surface for reflective electrode
CN101599442A (en) * 2008-06-04 2009-12-09 富准精密工业(深圳)有限公司;鸿准精密工业股份有限公司 Manufacturing method of light emitting diode (LED)
DE102008028886A1 (en) * 2008-06-18 2009-12-24 Osram Opto Semiconductors Gmbh The radiation-emitting device and method of manufacturing a radiation-emitting component
US9147812B2 (en) * 2008-06-24 2015-09-29 Cree, Inc. Methods of assembly for a semiconductor light emitting device package
US8058669B2 (en) 2008-08-28 2011-11-15 Taiwan Semiconductor Manufacturing Company, Ltd. Light-emitting diode integration scheme
DE102008057174A1 (en) 2008-11-13 2010-05-20 Osram Opto Semiconductors Gmbh A surface-mountable device
DE102008057350A1 (en) * 2008-11-14 2010-05-20 Osram Opto Semiconductors Gmbh The radiation-emitting device and process for its preparation
US8115217B2 (en) * 2008-12-11 2012-02-14 Illumitex, Inc. Systems and methods for packaging light-emitting diode devices
US20100176507A1 (en) * 2009-01-14 2010-07-15 Hymite A/S Semiconductor-based submount with electrically conductive feed-throughs
US8405115B2 (en) * 2009-01-28 2013-03-26 Maxim Integrated Products, Inc. Light sensor using wafer-level packaging
US8476668B2 (en) * 2009-04-06 2013-07-02 Cree, Inc. High voltage low current surface emitting LED
US20120049214A1 (en) * 2009-04-06 2012-03-01 Lowes Theodore D Monolithic Multi-Junction Light Emitting Devices Including Multiple Groups of Light Emitting Diodes
US9093293B2 (en) 2009-04-06 2015-07-28 Cree, Inc. High voltage low current surface emitting light emitting diode
US8096671B1 (en) 2009-04-06 2012-01-17 Nmera, Llc Light emitting diode illumination system
US7985970B2 (en) 2009-04-06 2011-07-26 Cree, Inc. High voltage low current surface-emitting LED
US8278681B2 (en) * 2009-04-09 2012-10-02 Lextar Electronics Corp. Light-emitting diode package and wafer-level packaging process of light-emitting diode
KR101092063B1 (en) * 2009-04-28 2011-12-12 엘지이노텍 주식회사 Light emitting device package and method for fabricating the same
US9269875B2 (en) * 2009-05-20 2016-02-23 Intellectual Discovery Co., Ltd. Light emitter
RU2011139574A (en) * 2009-05-29 2013-07-10 Доу Корнинг Корпорейшн A silicon composition for preparing transparent silicon material and optical device
US8449128B2 (en) * 2009-08-20 2013-05-28 Illumitex, Inc. System and method for a lens and phosphor layer
US8585253B2 (en) 2009-08-20 2013-11-19 Illumitex, Inc. System and method for color mixing lens array
US8207554B2 (en) 2009-09-11 2012-06-26 Soraa, Inc. System and method for LED packaging
US8933644B2 (en) 2009-09-18 2015-01-13 Soraa, Inc. LED lamps with improved quality of light
CN102576789B (en) * 2009-09-20 2016-08-24 维亚甘有限公司 Wafer-level package of an electronic device
US9502612B2 (en) 2009-09-20 2016-11-22 Viagan Ltd. Light emitting diode package with enhanced heat conduction
DE102009051746A1 (en) * 2009-09-30 2011-03-31 Osram Opto Semiconductors Gmbh The optoelectronic component
DE102009051129A1 (en) 2009-10-28 2011-06-01 Osram Opto Semiconductors Gmbh Optoelectronic component and method for manufacturing an optoelectronic component,
US8575642B1 (en) 2009-10-30 2013-11-05 Soraa, Inc. Optical devices having reflection mode wavelength material
DE102009053064A1 (en) * 2009-11-13 2011-05-19 Osram Opto Semiconductors Gmbh Thin film semiconductor device with protective diode structure and method of manufacturing a thin film semiconductor device
WO2011093405A1 (en) * 2010-02-01 2011-08-04 有限会社Mtec Chip-size packaged optical semiconductor device
US8905588B2 (en) 2010-02-03 2014-12-09 Sorra, Inc. System and method for providing color light sources in proximity to predetermined wavelength conversion structures
US20110186874A1 (en) * 2010-02-03 2011-08-04 Soraa, Inc. White Light Apparatus and Method
KR100999800B1 (en) * 2010-02-04 2010-12-08 엘지이노텍 주식회사 Light emitting device package and method for fabricating the same
KR100999784B1 (en) 2010-02-23 2010-12-08 엘지이노텍 주식회사 Light emitting device, method of fabricating the light emitting device and light emitting device package
JP5101645B2 (en) * 2010-02-24 2012-12-19 株式会社東芝 Semiconductor light-emitting device
US8183580B2 (en) * 2010-03-02 2012-05-22 Taiwan Semiconductor Manufacturing Company, Ltd. Thermally-enhanced hybrid LED package components
US8441020B2 (en) 2010-03-10 2013-05-14 Micron Technology, Inc. Light emitting diode wafer-level package with self-aligning features
KR101020974B1 (en) * 2010-03-17 2011-03-09 엘지이노텍 주식회사 Light emitting device, method for manufacturing the light emitting device and light emitting device package
KR101637583B1 (en) * 2010-03-30 2016-07-07 엘지이노텍 주식회사 Light emitting device and fabrication method thereof
DE102010013494A1 (en) * 2010-03-31 2011-10-06 Osram Opto Semiconductors Gmbh The optoelectronic semiconductor chip
JP4866491B2 (en) * 2010-04-01 2012-02-01 パナソニック株式会社 Light-emitting diode element and a light emitting diode device
JP2011222724A (en) * 2010-04-08 2011-11-04 Panasonic Electric Works Co Ltd Light-emitting device and manufacturing method the same
KR101039879B1 (en) * 2010-04-12 2011-06-09 엘지이노텍 주식회사 Light emitting device and fabrication method thereof
US8329482B2 (en) 2010-04-30 2012-12-11 Cree, Inc. White-emitting LED chips and method for making same
KR101679756B1 (en) * 2010-05-18 2016-12-07 엘지이노텍 주식회사 Light emitting diode package and method for manufacturing the same
JP4875185B2 (en) * 2010-06-07 2012-02-15 株式会社東芝 Optical semiconductor device
KR101688379B1 (en) * 2010-07-12 2016-12-22 삼성전자주식회사 Light emitting device and manufacturing method of the same
US9293678B2 (en) 2010-07-15 2016-03-22 Micron Technology, Inc. Solid-state light emitters having substrates with thermal and electrical conductivity enhancements and method of manufacture
WO2012016377A1 (en) * 2010-08-03 2012-02-09 Industrial Technology Research Institute Light emitting diode chip, light emitting diode package structure, and method for forming the same
DE102010034565A1 (en) * 2010-08-17 2012-02-23 Osram Opto Semiconductors Gmbh A process for producing at least one optoelectronic semiconductor component
US9000466B1 (en) 2010-08-23 2015-04-07 Soraa, Inc. Methods and devices for light extraction from a group III-nitride volumetric LED using surface and sidewall roughening
CN102386306B (en) * 2010-08-27 2016-04-13 比亚迪股份有限公司 A method of packaging and led chip packaging structure
US8936970B2 (en) 2010-09-08 2015-01-20 Epistar Corporation Light emitting structure having electrodes and manufacturing method thereof
KR101711961B1 (en) * 2010-09-10 2017-03-03 삼성전자주식회사 Light emitting device
DE102010045403A1 (en) * 2010-09-15 2012-03-15 Osram Opto Semiconductors Gmbh The optoelectronic component
US20120074432A1 (en) * 2010-09-29 2012-03-29 Amtran Technology Co., Ltd Led package module and manufacturing method thereof
US8896235B1 (en) 2010-11-17 2014-11-25 Soraa, Inc. High temperature LED system using an AC power source
CN102468380A (en) * 2010-11-23 2012-05-23 孙智江 Manufacturing method of LED (Light Emitting Diode) electrodes with equal heights
KR101591991B1 (en) * 2010-12-02 2016-02-05 삼성전자주식회사 Light emitting device package and method thereof
US8698184B2 (en) 2011-01-21 2014-04-15 Cree, Inc. Light emitting diodes with low junction temperature and solid state backlight components including light emitting diodes with low junction temperature
EP2668675A1 (en) 2011-01-24 2013-12-04 Koninklijke Philips N.V. Light emitting device chip scale package
US8952405B2 (en) 2011-03-06 2015-02-10 Mordehai MARGALIT Light emitting diode package and method of manufacture
KR101766298B1 (en) 2011-03-30 2017-08-08 삼성전자 주식회사 Light emitting device and Method of manufacturing the same
CN102738336A (en) * 2011-04-15 2012-10-17 佛山市奇明光电有限公司 Light-emitting diode device
US8592847B2 (en) 2011-04-15 2013-11-26 Epistar Corporation Light-emitting device
KR20140038481A (en) 2011-06-01 2014-03-28 코닌클리케 필립스 엔.브이. Method of attaching a light emitting device to a support substrate
DE102011103412A1 (en) * 2011-06-06 2012-12-06 Osram Opto Semiconductors Gmbh A method of manufacturing a semiconductor device and optolektronischen semiconductor component
WO2013010389A1 (en) * 2011-07-15 2013-01-24 中国科学院半导体研究所 Light emitting diode encapsulation structure and manufacturing method thereof
US9343612B2 (en) * 2011-07-15 2016-05-17 Koninklijke Philips N.V. Method of bonding a semiconductor device to a support substrate
CN102280562A (en) * 2011-08-02 2011-12-14 日月光半导体制造股份有限公司 Packaging process of the light emitting diode with the structure
WO2013021305A1 (en) * 2011-08-10 2013-02-14 Koninklijke Philips Electronics N.V. Wafer level processing of leds using carrier wafer
US9490239B2 (en) 2011-08-31 2016-11-08 Micron Technology, Inc. Solid state transducers with state detection, and associated systems and methods
US8809897B2 (en) 2011-08-31 2014-08-19 Micron Technology, Inc. Solid state transducer devices, including devices having integrated electrostatic discharge protection, and associated systems and methods
US9488324B2 (en) 2011-09-02 2016-11-08 Soraa, Inc. Accessories for LED lamp systems
KR101853327B1 (en) 2011-11-09 2018-05-02 삼성전자주식회사 Method for manufacturing light emitting device package
KR20130101297A (en) * 2012-03-05 2013-09-13 삼성전자주식회사 Semiconductor light emitting device
WO2013134432A1 (en) * 2012-03-06 2013-09-12 Soraa, Inc. Light emitting diodes with low refractive index material layers to reduce light guiding effects
JP2013197310A (en) * 2012-03-19 2013-09-30 Toshiba Corp Light-emitting device
US9343623B2 (en) 2012-03-22 2016-05-17 Jeong Woon Bae Horizontal power LED device and method for manufacturing same
US8708523B2 (en) * 2012-03-30 2014-04-29 Uniled Lighting Taiwan Inc. Panorama lamp with 360 degree peripheral illumination
US9653643B2 (en) 2012-04-09 2017-05-16 Cree, Inc. Wafer level packaging of light emitting diodes (LEDs)
US9666764B2 (en) 2012-04-09 2017-05-30 Cree, Inc. Wafer level packaging of multiple light emitting diodes (LEDs) on a single carrier die
US8985794B1 (en) 2012-04-17 2015-03-24 Soraa, Inc. Providing remote blue phosphors in an LED lamp
KR20150008417A (en) * 2012-06-12 2015-01-22 가부시키가이샤 무라타 세이사쿠쇼 Light-emitting device
DE102012213343A1 (en) * 2012-07-30 2014-01-30 Osram Opto Semiconductors Gmbh The optoelectronic semiconductor component with sapphire-flip-chip
US8765500B2 (en) * 2012-08-24 2014-07-01 Tsmc Solid State Lighting Ltd. Method and apparatus for fabricating phosphor-coated LED dies
WO2014049774A1 (en) * 2012-09-27 2014-04-03 富士機械製造株式会社 Structure of electrode of semiconductor element, and method for manufacturing structure of electrode of semiconductor element
US9978904B2 (en) 2012-10-16 2018-05-22 Soraa, Inc. Indium gallium nitride light emitting devices
US20150206819A1 (en) * 2012-12-21 2015-07-23 Panasonic Intellectual Property Management Co., Ltd. Electronic component package and method for manufacturing the same
US9595651B2 (en) * 2012-12-21 2017-03-14 Panasonic Intellectual Property Management Co., Ltd. Electronic component package and method for manufacturing same
JP5624700B1 (en) 2012-12-21 2014-11-12 パナソニック株式会社 Electronic component package and a method for manufacturing the same
WO2014097645A1 (en) 2012-12-21 2014-06-26 パナソニック株式会社 Electronic component package and method for producing same
US9761763B2 (en) 2012-12-21 2017-09-12 Soraa, Inc. Dense-luminescent-materials-coated violet LEDs
CN104584210B (en) 2012-12-21 2017-09-26 松下知识产权经营株式会社 An electronic component package manufacturing method thereof
US9548424B2 (en) 2013-02-04 2017-01-17 Industrial Technology Research Institute Light emitting diode
US9391239B2 (en) 2013-02-04 2016-07-12 Industrial Technology Research Institute Light emitting diode
US9425359B2 (en) 2013-02-04 2016-08-23 Industrial Technology Research Institute Light emitting diode
US9318674B2 (en) * 2013-02-05 2016-04-19 Cree, Inc. Submount-free light emitting diode (LED) components and methods of fabricating same
US8994033B2 (en) 2013-07-09 2015-03-31 Soraa, Inc. Contacts for an n-type gallium and nitrogen substrate for optical devices
KR20160032236A (en) * 2013-07-19 2016-03-23 코닌클리케 필립스 엔.브이. Pc led with optical element and without substrate carrier
CN104576879A (en) * 2013-10-14 2015-04-29 新世纪光电股份有限公司 Flip chip light emitting diode package structure
US9419189B1 (en) 2013-11-04 2016-08-16 Soraa, Inc. Small LED source with high brightness and high efficiency
DE102013113190A1 (en) * 2013-11-28 2015-05-28 Osram Oled Gmbh electronic component
DE102014105734A1 (en) * 2014-04-23 2015-10-29 Osram Opto Semiconductors Gmbh An optoelectronic semiconductor device and method for producing an optoelectronic semiconductor component,
CN105098025A (en) 2014-05-07 2015-11-25 新世纪光电股份有限公司 Light emitting device
US9997676B2 (en) 2014-05-14 2018-06-12 Genesis Photonics Inc. Light emitting device and manufacturing method thereof
US9219211B1 (en) 2014-07-14 2015-12-22 Genesis Photonics Inc. Method for manufacturing light emitting unit
DE102014116079A1 (en) * 2014-11-04 2016-05-04 Osram Opto Semiconductors Gmbh Optoelectronic component and method for its preparation
EP3054492A3 (en) * 2015-02-03 2016-10-26 Epistar Corporation Light-emitting device
US9824952B2 (en) 2015-03-31 2017-11-21 Lumens Co., Ltd. Light emitting device package strip
RU169951U1 (en) * 2016-11-11 2017-04-07 Общество с ограниченной ответственностью "ЛЕД-Инновации" LED chip

Family Cites Families (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4918497A (en) 1988-12-14 1990-04-17 Cree Research, Inc. Blue light emitting diode formed in silicon carbide
US5027168A (en) 1988-12-14 1991-06-25 Cree Research, Inc. Blue light emitting diode formed in silicon carbide
US4966862A (en) 1989-08-28 1990-10-30 Cree Research, Inc. Method of production of light emitting diodes
DE69019498D1 (en) * 1989-12-27 1995-06-22 Nec Corp A semiconductor optical device.
US5210051A (en) 1990-03-27 1993-05-11 Cree Research, Inc. High efficiency light emitting diodes from bipolar gallium nitride
US5416342A (en) 1993-06-23 1995-05-16 Cree Research, Inc. Blue light-emitting diode with high external quantum efficiency
US5338944A (en) 1993-09-22 1994-08-16 Cree Research, Inc. Blue light-emitting diode with degenerate junction structure
US5393993A (en) 1993-12-13 1995-02-28 Cree Research, Inc. Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices
US6958093B2 (en) 1994-01-27 2005-10-25 Cree, Inc. Free-standing (Al, Ga, In)N and parting method for forming same
US5604135A (en) 1994-08-12 1997-02-18 Cree Research, Inc. Method of forming green light emitting diode in silicon carbide
US5523589A (en) 1994-09-20 1996-06-04 Cree Research, Inc. Vertical geometry light emitting diode with group III nitride active layer and extended lifetime
JP2795627B2 (en) * 1994-09-28 1998-09-10 松下電器産業株式会社 Optical module and a manufacturing method thereof having a vertical cavity surface emitting laser
US5796714A (en) 1994-09-28 1998-08-18 Matsushita Electric Industrial Co., Ltd. Optical module having a vertical-cavity surface-emitting laser
US5631190A (en) 1994-10-07 1997-05-20 Cree Research, Inc. Method for producing high efficiency light-emitting diodes and resulting diode structures
US5739554A (en) 1995-05-08 1998-04-14 Cree Research, Inc. Double heterojunction light emitting diode with gallium nitride active layer
CN100424902C (en) 1996-07-29 2008-10-08 日亚化学工业株式会社 A planar light source
DE19640594B4 (en) 1996-10-01 2016-08-04 Osram Gmbh module
JPH10294493A (en) * 1997-02-21 1998-11-04 Toshiba Corp Semiconductor light-emitting device
US6201262B1 (en) 1997-10-07 2001-03-13 Cree, Inc. Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlay structure
JP3641122B2 (en) * 1997-12-26 2005-04-20 ローム株式会社 Semiconductor light emitting devices, semiconductor light emitting modules, and methods for their preparation
US6071795A (en) 1998-01-23 2000-06-06 The Regents Of The University Of California Separation of thin films from transparent substrates by selective optical processing
JP3685633B2 (en) * 1999-01-22 2005-08-24 三洋電機株式会社 Chip type light emitting device and a manufacturing method thereof
US6320206B1 (en) 1999-02-05 2001-11-20 Lumileds Lighting, U.S., Llc Light emitting devices having wafer bonded aluminum gallium indium nitride structures and mirror stacks
US20010042866A1 (en) 1999-02-05 2001-11-22 Carrie Carter Coman Inxalygazn optical emitters fabricated via substrate removal
JP4411695B2 (en) * 1999-07-28 2010-02-10 日亜化学工業株式会社 The nitride semiconductor light emitting device
JP2001102523A (en) * 1999-09-28 2001-04-13 Sony Corp Thin-film device and manufacturing method therefor
US6879014B2 (en) * 2000-03-20 2005-04-12 Aegis Semiconductor, Inc. Semitransparent optical detector including a polycrystalline layer and method of making
JP4908669B2 (en) * 2000-04-27 2012-04-04 ローム株式会社 Chip type light emitting element
JP2001345485A (en) * 2000-06-02 2001-12-14 Koha Co Ltd Light emitting device
DE10051242A1 (en) 2000-10-17 2002-04-25 Philips Corp Intellectual Pty A light emitting device with a coated phosphor
ES2437131T3 (en) 2000-12-28 2014-01-09 Leuchtstoffwerk Breitungen Gmbh Light source to generate white light
JP4737842B2 (en) * 2001-01-30 2011-08-03 京セラ株式会社 Method of manufacturing a light-emitting element package for housing
US6740906B2 (en) 2001-07-23 2004-05-25 Cree, Inc. Light emitting diodes including modifications for submount bonding
CN1231980C (en) * 2001-04-09 2005-12-14 株式会社东芝 Luminous device
US6958497B2 (en) 2001-05-30 2005-10-25 Cree, Inc. Group III nitride based light emitting diode structures with a quantum well and superlattice, group III nitride based quantum well structures and group III nitride based superlattice structures
US6724794B2 (en) 2001-06-29 2004-04-20 Xanoptix, Inc. Opto-electronic device integration
US6747298B2 (en) 2001-07-23 2004-06-08 Cree, Inc. Collets for bonding of light emitting diodes having shaped substrates
US6888167B2 (en) 2001-07-23 2005-05-03 Cree, Inc. Flip-chip bonding of light emitting devices and light emitting devices suitable for flip-chip bonding
CN100347866C (en) 2002-07-22 2007-11-07 克里公司 Light emitting diodes including barrier layers/sublayers and manufacturing methods therefor
US6531328B1 (en) 2001-10-11 2003-03-11 Solidlite Corporation Packaging of light-emitting diode
US7072096B2 (en) * 2001-12-14 2006-07-04 Digital Optics International, Corporation Uniform illumination system
US6641272B2 (en) 2001-12-28 2003-11-04 Umax Data Systems Module of reflection mirrors of L-shape
JP4214704B2 (en) * 2002-03-20 2009-01-28 日亜化学工業株式会社 Semiconductor element
JP4309106B2 (en) * 2002-08-21 2009-08-05 ナイトライド・セミコンダクター株式会社 Method for producing InGaN-based compound semiconductor light-emitting device
US7264378B2 (en) 2002-09-04 2007-09-04 Cree, Inc. Power surface mount light emitting die package
US7244965B2 (en) 2002-09-04 2007-07-17 Cree Inc, Power surface mount light emitting die package
JP4280050B2 (en) 2002-10-07 2009-06-17 シチズン電子株式会社 White light emitting device
CN100352069C (en) * 2002-11-25 2007-11-28 松下电器产业株式会社 LED illumination light source
US6744196B1 (en) * 2002-12-11 2004-06-01 Oriol, Inc. Thin film LED
US20040188696A1 (en) * 2003-03-28 2004-09-30 Gelcore, Llc LED power package
JP4184858B2 (en) 2003-04-10 2008-11-19 株式会社小松製作所 The cab of the work machine
US7531380B2 (en) 2003-04-30 2009-05-12 Cree, Inc. Methods of forming light-emitting devices having an active region with electrical contacts coupled to opposing surfaces thereof
US7095053B2 (en) 2003-05-05 2006-08-22 Lamina Ceramics, Inc. Light emitting diodes packaged for high temperature operation
JP4138586B2 (en) * 2003-06-13 2008-08-27 スタンレー電気株式会社 led lamp and a vehicle headlamp using the same light source
US7183587B2 (en) 2003-09-09 2007-02-27 Cree, Inc. Solid metal block mounting substrates for semiconductor light emitting devices

Also Published As

Publication number Publication date Type
CN101032034A (en) 2007-09-05 application
US7329905B2 (en) 2008-02-12 grant
KR20070041729A (en) 2007-04-19 application
US20060006404A1 (en) 2006-01-12 application
KR101193740B1 (en) 2012-10-22 grant
WO2006005062A3 (en) 2006-07-13 application
JP4996463B2 (en) 2012-08-08 grant
WO2006005062A2 (en) 2006-01-12 application
JP2008505508A (en) 2008-02-21 application
EP1774598A2 (en) 2007-04-18 application

Similar Documents

Publication Publication Date Title
US6876008B2 (en) Mount for semiconductor light emitting device
US20110049545A1 (en) Led package with phosphor plate and reflective substrate
US20050077531A1 (en) Wavelength converted light emitting apparatus using phosphor and manufacturing method thereof
US8368100B2 (en) Semiconductor light emitting diodes having reflective structures and methods of fabricating same
US6964877B2 (en) LED power package
US6614058B2 (en) Light emitting semiconductor device with a surface-mounted and flip-chip package structure
US8207547B2 (en) Thin-film LED with P and N contacts electrically isolated from the substrate
US20090179207A1 (en) Flip-chip phosphor coating method and devices fabricated utilizing method
US20090068774A1 (en) LED Bonding Structures and Methods of Fabricating LED Bonding Structures
US20020123164A1 (en) Light emitting diodes including modifications for light extraction and manufacturing methods therefor
US20040124428A1 (en) Light emitting diode and method of making the same
US20090121241A1 (en) Wire bond free wafer level LED
US7446344B2 (en) Radiation-emitting semiconductor chip, method for production thereof and radiation-emitting component
US20080211416A1 (en) Illumination devices using externally interconnected arrays of light emitting devices, and methods of fabricating same
US20050062049A1 (en) Series connection of two light emitting diodes through semiconductor manufacture process
US20090321778A1 (en) Flip-chip light emitting diode and method for fabricating the same
US7723736B2 (en) Light emitting device having a plurality of light emitting cells and package mounting the same
US20110284822A1 (en) Light emitting diode chip having wavelength converting layer and method of fabricating the same, and package having the light emitting diode chip and method of fabricating the same
US6696704B1 (en) Composite light-emitting device, semiconductor light-emitting unit and method for fabricating the unit
US20080099770A1 (en) Integrated heat spreaders for light emitting devices (LEDs) and related assemblies
US20060049335A1 (en) Solid state device and light-emitting element
US20070284602A1 (en) Dielectric wafer level bonding with conductive feed-throughs for electrical connection and thermal management
US20110084294A1 (en) High voltage wire bond free leds
US7256483B2 (en) Package-integrated thin film LED
US20110018013A1 (en) Thin-film flip-chip series connected leds

Legal Events

Date Code Title Description
AK Designated contracting states:

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

17P Request for examination filed

Effective date: 20061228

DAX Request for extension of the european patent (to any country) deleted
17Q First examination report

Effective date: 20071127

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602005030047

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H01L0033000000

Ipc: H01L0033480000

RIC1 Classification (correction)

Ipc: H01L 33/62 20100101ALN20110215BHEP

Ipc: H01L 33/48 20100101AFI20110215BHEP

AK Designated contracting states:

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602005030047

Country of ref document: DE

Effective date: 20111208

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20110914

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

LTIE Lt: invalidation of european patent or patent extension

Effective date: 20110914

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111215

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 524839

Country of ref document: AT

Kind code of ref document: T

Effective date: 20110914

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20120114

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20120116

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

26N No opposition filed

Effective date: 20120615

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602005030047

Country of ref document: DE

Effective date: 20120615

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120630

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20120630

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20130228

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120630

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120630

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111225

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120702

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120630

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120630

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20111214

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20110914

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20120630

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20050630

PGFP Postgrant: annual fees paid to national office

Ref country code: DE

Payment date: 20180619

Year of fee payment: 14