EP1360768B1 - Sigma-delta programmiereinrichtung für pll-frequenzsynthesizer - Google Patents
Sigma-delta programmiereinrichtung für pll-frequenzsynthesizer Download PDFInfo
- Publication number
- EP1360768B1 EP1360768B1 EP02703489A EP02703489A EP1360768B1 EP 1360768 B1 EP1360768 B1 EP 1360768B1 EP 02703489 A EP02703489 A EP 02703489A EP 02703489 A EP02703489 A EP 02703489A EP 1360768 B1 EP1360768 B1 EP 1360768B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- sigma
- delta
- signal
- data word
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 claims description 9
- 230000005540 biological transmission Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000003786 synthesis reaction Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000013139 quantization Methods 0.000 description 2
- 238000001228 spectrum Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000004090 dissolution Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/095—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation to the loop in front of the voltage controlled oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
- H03C3/0925—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop applying frequency modulation at the divider in the feedback loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
- H03C3/0933—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop using fractional frequency division in the feedback loop of the phase locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0941—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation at more than one point in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
Definitions
- the invention relates to a sigma-delta programming device, a PLL frequency synthesizer and a programming method using a sigma-delta programmer.
- Sigma-delta modulators are known in digital technology. Due to their transmission characteristics (all pass filter for the input signal, high pass filter for the quantization noise) they are used in conjunction with a programmable Frequency divider for direct or indirect modulation of a analog transmission signal used. These techniques show you wide range of applications and come e.g. in the DECT (Digital European Communications Transmission) standard or for use with Bluetooth systems.
- DECT Digital European Communications Transmission
- a PLL Phase Locked Loop: Follow-up synchronization circuit used as a modulator.
- PLL circuits have great flexibility with regard to usable reference frequencies at a required Frequency resolution at the output of the PLL circuit and offer short settling times.
- the modulation is carried out via an Feedback branch of the PLL circuit arranged programmable Frequency divider made by a programming device driven according to a modulation signal or programmed. So-called fractional N are preferred PLL circuits are used.
- Fractional-N PLL circuits enable frequency division by N, where N does not necessarily have to be an integer (so-called fractional synthesis technology). In fractional synthesis technology are those with an integer division in one PLL interference bypassed by side lines in the spectrum.
- Fractional-N PLL circuits which contain a sigma-delta modulator.
- the circuit includes a fractional frequency divider, which consists of a Sigma-Delta modular gate as a programming device and one Multi-modulus frequency divider in the feedback loop of the PLL circuit exists.
- the sigma-delta modulator generates one Divider signal with a word length of six bits.
- the multi-modulus frequency divider consists of a multi-modulus 4/5/6/7 divider stage with an input for two bits and four cascaded 2/3 divider stages, each with a one-bit input exhibit. This is a frequency division achievable that a "swallow" a number from 0 to 63 Periods (2 ⁇ ) of the output signal of the voltage controlled Corresponds to the oscillator (pulse-swallowing principle).
- the published patent application DE 199 29 167 A1 describes a two-point modulation described by means of a PLL circuit.
- modulation is via a Sigma-Delta Fractional-N Frequency divider in the feedback branch of the circuit and to the other by feeding the (previously subjected to an analog conversion) Modulation signal at a summation point on Input of the voltage controlled oscillator made.
- U.S. Patent 6,044,124 is a sigma-delta programmer for a programmable frequency divider described.
- the sigma-delta programming device comprises a unit consisting of a sigma-delta modulator, one Dither function modulator and one of the output signal of the dither function modulator controlled switch, which a control signal for the fractional part of the frequency division supplies.
- An adder adds this control signal for the fractional part of the frequency division with a control signal for the integer division.
- the output signal the adder is used to program the programmable Frequency divider used.
- the frequency limiting element of such a PLL circuit is the frequency divider. This applies in particular if the Frequency divider as an integrated component in a pure CMOS process is realized. It should be noted that on the frequency limitation the use of odd divisor factors (Divisors) for programming the frequency divider is much more critical than using straight divisors. Therefore, it is aimed at the appearance of odd divisors to control a programmable frequency divider avoid. So far, the generation of only even divisors only when the programming device to control the frequency divider from complicated Multi-bit sigma-delta modulators consisting of a comparator is built with several decision thresholds. This requires a high design and manufacturing effort.
- Divisors odd divisor factors
- the invention has for its object a sigma delta Programming device and a programming method too create which in a simple way just Output values (divisors) for programming a device such as. generates a programmable frequency divider.
- the invention also aims to simple arrangements for direct and indirect modulators specify.
- the Sigma-Delta modulator has a low value in addition to the N-L Bits, which are the decimal places of the data word of the modulation signal also represent the bit of the least significant Pre-decimal place of this data word forwarded becomes a right shift of the integer part of the data word around a binary position and thus a multiplication the same achieved with a factor of 0.5.
- the dissolution of the Sigma-delta modulators must because of an additional Digit one bit larger than with a sigma-delta modulator according to conventional implementation. After the addition the one shifted to the right (and its least significant Bit shortened) integral part of the data word with the output of the sigma-delta modulator in the adder there is a multiplication by the value 2. This will Data word converted back into the correct value range and it also ensures that the exit the divisor supplied by the multiplier is always an even one is an integer.
- the sigma-delta modulator is preferably a sigma-delta modulator consisting exclusively of single bits Decision makers (a comparator with only one decision threshold) is constructed. This way a minimal Design and implementation effort for the Sigma-Delta programming device achieved.
- a preferred application of the sigma-delta according to the invention Programming device is used to control a programmable frequency divider, which is in the Feedback loop of a PLL circuit is located. To this This ensures that fractional frequency division even-numbered divisor values (the Output values of the Sigma-Delta programming device) are used become. The one required according to the invention for this Additional effort (sigma-delta modulator with a bit increased Resolution, additional multiplier) is low.
- FIG. 1 shows a frequency synthesizer with which an output signal of a frequency F OUT is produced from an input or reference signal of the frequency F REF .
- the output signal of the frequency F OUT can be modulated by a digital modulation signal.
- the frequency synthesizer comprises a PLL circuit 10 and one coupled to the PLL circuit 10 at appropriate points Circuit 11, by means of which a modulation of the output signal the PLL circuit 10 is made.
- the PLL circuit 10 has a phase detector PFD (phase frequency detector) 12, to which the reference signal of the fixed frequency F REF and a feedback frequency divider signal 13 are fed.
- the reference signal is derived, for example, from a quartz crystal.
- the phase detector 12 compares the phases of the two frequencies obtained and generates a control signal 17 which corresponds to the phase difference of the two signals obtained.
- the control signal 17 is fed to a loop filter LF (loop filter) 14, which is a low-pass filter and smoothes the control signal 17.
- the output of the loop filter 14 passes through an optional summation point 15 (which is only present with two-point modulation) and is fed to a voltage-controlled oscillator VCO (Voltage Controlled Oscillator) 16.
- VCO Voltage Controlled Oscillator
- the output of the voltage-controlled oscillator 16 supplies the output signal of the PLL circuit 10 on the one hand and is fed back to the frequency detector 12 as a frequency divider signal 13 via a programmable frequency divider DIV 18.
- the programmable frequency divider 18 is usually designed as a multi-modulus frequency divider.
- the operation of the PLL control loop 10 is such that the frequency F OUT of the output signal of the control loop 10 in the equilibrium state corresponds exactly to the multiple of the reference frequency F REF determined by the frequency divider 18.
- the carrier signal on which the PLL frequency synthesis is based and the digital modulation signal for carrier modulation are fed into the PLL circuit 10 in a known manner via the circuit 11 and the programmable frequency divider 18.
- the digital modulation signal is added to the carrier signal via a summation point 19.
- the resulting modulated carrier signal 21 is fed to a sigma-delta programmer ( ⁇ PROG) 20 in the form of a sequence of successive frequency words.
- the sigma-delta programmer 20 generates a divisor control signal 23 for the programmable frequency divider 18.
- the divisor control signal 23 consists of a sequence of data words. Each data word represents an integer.
- the frequency divider 18 is programmed to multiply the received frequency F out by the reciprocal of the integer.
- the introduction of the modulation via the programmable frequency divider 18 into the PLL circuit 10 evaluates the modulation signal with a low pass function. This makes the modulation bandwidth generally limited to bandwidth values, that are smaller than the PLL bandwidth.
- the 2-point modulation technique used. With this technique the modulated carrier signal 21 a digital-to-analog converter DAC (Digital Analog Converter) 22 fed. This sets the modulated carrier signal 21 into an analog signal, which at a point with high pass characteristics in the PLL circuit 10 is fed.
- a sigma-delta programming device for controlling a multi-modulus frequency divider is known in the prior art, see, for example, the aforementioned US Pat. No. 6,044,124.
- a sigma-delta modulator in the programming device, very fine quantization levels of the introduced phase of the modulated carrier signal 21 can be achieved.
- 2 illustrates the structure of a known sigma-delta programmer 20 '.
- the known sigma-delta programmer 20 ' On the input side 21, the known sigma-delta programmer 20 'is supplied with a frequency word which has a word length of N bits.
- the rational portion (M-bit) of the N-bit frequency word is now fed to a sigma-delta modulator 25 'in the programmer 20'.
- the M bits represent the decimal places of the frequency word, ie they are assigned to the values 2 -1 , 2 -2 , 2 -3 , ..., etc.
- This integer part is separated from the N-bit frequency word and fed to an adder 24.
- the other input of the adder 24 is fed by the output of the sigma-delta modulator 25 '.
- the sigma-delta modulator 25 ' has an internal resolution of M bits and outputs an output signal with a word length of K bits.
- the K-bit binary word represents an integer.
- the adder 24 calculates one from the bit words obtained integer D '.
- the word width increases due to the addition the output of adder 24 to Max (K, L) +1.
- FIG. 3 shows the structure of a sigma-delta programmer 20 according to the invention.
- the same or comparable functional elements as in FIG. 2 are identified with the same reference symbols.
- the sigma-delta programmer 20 according to the invention is also a digital multi-bit programmer.
- the modulated carrier signal 21 is fed to it in the form of a sequence of N-bit frequency words.
- the main difference from the prior art is that the sigma-delta modulator 25 processes one bit more than the rational part of the frequency word.
- the N-bit frequency word is broken down into a first part consisting of the L-1 higher-order bits and a second part consisting of the remaining M + 1 lower-order bits.
- the sigma-delta modulator 25 which has an internal resolution of M + 1 bits, is supplied with the portion of the frequency word consisting of the lower-order M + 1 bits. This part is subjected to a sigma-delta modulation.
- the more significant (L-1) bit portion is fed to the adder 24, the least significant bit of this portion, which has the significance 2 1 , being fed to the adder input of the significance 2 °, the bit of the significance 2 2 to the adder input of the significance 2 1 is supplied, etc.
- bit word width K By adding the bit word obtained in this way with the output of the sigma-delta modulator 25 (word width K) the result is an integer bit word with the word width Max (K, L-1) +1.
- this bit word is fed to a multiplier 26. This multiplies by a factor of 2, that is, shifts the bit word obtained from the adder 24 left around a binary digit. That at the output of the multiplier 26 available divisor control signal thus points always even values D.
- the particular advantage of the sigma-delta programmer according to the invention 20 is that it is very simple developed from the conventional sigma-delta programmer 20 ' can be.
- the entire periphery for generating the modulated carrier signal 21 (frequency input word) and the Architecture of the Sigma-Delta programmer used remains unchanged. It only needs the resolution of the sigma delta Modulator 25 expanded by one bit and at the output of conventional sigma-delta programmer 20 'a multiplier 26 can be added.
- Noise is eliminated by the procedure according to the invention in the PLL circuit 10 deteriorated by 6dB. This is because is based on the fact that due to the unchanged order and Reference frequency, the noise in the sigma-delta according to the invention Programmer 20 compared to the conventional one Sigma-Delta programmer 20 'up to the multiplication by the factor 2 (multiplier 26) remains unchanged. By the multiplication then shifts the entire spectrum around 6dB, so that the filtering in the closed PLL control loop 10 from the feed point of divisor D on the programmable frequency divider 18 for the output of the voltage-controlled Oscillator 16 an increase in noise around 6dB occurs. This increased noise can at least partially by reducing the bandwidth of the PLL circuit 10 can be compensated for by means of the loop filter 14. The resulting increase in the settling time is for a sigma-delta fractional PLL in systems such as Bluetooth critical.
- the sigma-delta programmer 20 and the programmable frequency divider 18 interact in the form of a fractional frequency divider. It is thereby achieved that the quotient F OUT / F REF can be set to a non-integer during the frequency synthesis, although the numbers used for programming are integers.
- the principle of fractional frequency division is known. It is based on a dynamic change in the (integer, even even numbered) divisor values D over time.
- the number supplied to the adder 24 by the (L-1) bit portion of the frequency word is designated D1 and the number supplied to the adder 24 by the sigma-delta modulator 25 is designated D2.
- the summand D1 remains constant over a sampling period and specifies the integral part of the fractional division
- the summand D2 is processed in oversampling by means of the sigma-delta modulation and is therefore constantly changed.
- the average of the values of D2 then specifies the fractional part of the frequency division.
- the sigma-delta programmer 20 according to the invention can also can be used for direct modulation.
- the direct modulation differs from that explained with reference to FIG. 1 indirect modulation essentially only in that the PLL circuit 10 is omitted. That is, that of the programmable Frequency divider 18 realized feed point with direct modulation, not in a feedback loop but directly in the signal path of the reference frequency to be modulated.
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
Description
- einem Eingang, welchem ein digitales Signal einer Wortbreite von N Bit zugeführt wird, wobei die höchstwertigen L Bits eines Datenwortes des Signals die Vorkommastellen der von dem Datenwort dargestellten Dualzahl und die restlichen N-L niederwertigen Bits die Nachkommastellen der Dualzahl repräsentieren,
- einem Sigma-Delta Modulator; und
- einem Addierer mit zwei Addierereingängen und einem Ausgang, wobei der Addierer an seinem zweiten Addierereingang ein von dem Sigma-Delta Modulator verarbeitetes Signal empfängt.
- Fig. 1
- ein Blockschaltbild zur Erläuterung einer erfindungsgemäßen Fraktional-N PLL-Schaltung;
- Fig. 2
- ein Blockschaltbild zur Erläuterung einer Sigma-Delta Programmiereinrichtung nach dem Stand der Technik;
- Fig. 3
- ein Blockschaltbild zur Erläuterung einer Sigma-Delta Programmiereinrichtung nach der Erfindung.
Claims (6)
- Sigma-Delta Programmiereinrichtung, miteinem Eingang, welchem ein digitales Signal (21) einer Wortbreite von N Bit zugeführt wird, wobei die höchstwertigen L Bits eines Datenwortes des Signals (21) die Vorkommastellen der von dem Datenwort dargestellten Dualzahl und die restlichen N-L niederwertigen Bits die Nachkommastellen der Dualzahl repräsentieren,einem Sigma-Delta Modulator (25), welchem die N-L+1 niederwertigen Bits des N-Bit Datenwortes zugeleitet werden,einem Addierer (24), welcher an seinem einen Addierereingang die L-1 höchstwertigen Bits des N-Bit Datenwortes entgegennimmt und an seinem anderen Addierereingang ein von dem Sigma-Delta Modulator (25) verarbeitetes Signal empfängt, undeinem Multiplizierer (26), welcher den Ausgang des Addierers (24) mit dem Wert 2 multipliziert.
- Sigma-Delta Programmiereinrichtung nach Anspruch 1,
dadurch gekennzeichnet,daß der Sigma-Delta Modulator (25) ausschließlich aus Einzel-Bit Entscheidern aufgebaut ist. - Anordnung aus einer Sigma-Delta Programmiereinrichtung (20) nach einem der vorhergehenden Ansprüche und einem programmierbaren Frequenzteiler (18), welcher von der Sigma-Delta Programmiereinrichtung (20) angesteuert wird.
- PLL-Frequenzsynthesizer, welcher eine Sigma-Delta Programmiereinrichtung (20) nach Anspruch 1 oder 2 sowie eine PLL-Schaltung (10) umfaßt,
dadurch gekennzeichnet, daß die PLL-Schaltung (10) aufweist:einen spannungsgesteuerten Oszillator (16) mit einem Ausgang, an welchem ein phasen- oder frequenzmoduliertes Ausgangssignal ausgegeben wird,einen Phasendetektor (12), welcher eine Phasendifferenz zwischen einem von dem Ausgangssignal abgeleiteten Rückkoppelsignal und einem Referenzsignal ermittelt und in Abhängigkeit von der ermittelten Phasendifferenz den spannungsgesteuerten Oszillator (16) ansteuert, undeiner das Rückkoppelsignal bereitstellenden Rückkoppelschleife, welche einen programmierbaren Frequenzteiler (18) umfaßt, welcher von der Sigma-Delta Programmiereinrichtung (20) gesteuert wird. - Anordnung nach Anspruch 4,
gekennzeichnet durcheinen D/A-Umsetzer (22), dem das digitale Signal zugeleitet wird und dessen Ausgang mit einem Punkt der PLL-Schaltung mit Hochpaß-Übertragungsverhalten in die PLL-Schaltung (10) verbunden ist. - Verfahren zum Programmieren einer programmierbaren Einrichtung, insbesondere Frequenzteiler (18), mittels einer Sigma-Delta Programmiereinrichtung, mit den Schritten:Eingeben eines digitalen Signals (21) einer Wortbreite von N-Bit in die Sigma-Delta Programmiereinrichtung (20), wobei die höchstwertigen L Bits eines Datenwortes des Signals (21) die Vorkommastellen der von dem Datenwort dargestellten Dualzahl und die restlichen N-L niederwertigen Bits die Nachkommastellen der Dualzahl repräsentieren;Sigma-Delta Modulieren der N-L+1 niederwertigen Bits des N-Bit Datenwortes;Addieren der L-1 höchstwertigen Bits des N-Bit Datenwortes mit einem Datenwort des Sigma-Delta modulierten Signals;Multiplizieren des bei der Addition erhaltenen Datenworts mit dem Wert 2; undProgrammieren der programmierbaren Einrichtung mit dem bei der Multiplikation erhaltenen Datenwort.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10105057A DE10105057C2 (de) | 2001-02-05 | 2001-02-05 | Sigma-Delta Programmiereinrichtung für Pll-Frequenzsynthesizer und Verfahren zum Programmieren einer programmierbaren Einrichtung |
DE10105057 | 2001-02-05 | ||
PCT/DE2002/000062 WO2002063772A2 (de) | 2001-02-05 | 2002-01-10 | Sigma-delta programmiereinrichtung für pll-frequenzsynthesizer |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1360768A2 EP1360768A2 (de) | 2003-11-12 |
EP1360768B1 true EP1360768B1 (de) | 2004-10-20 |
Family
ID=7672844
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP02703489A Expired - Lifetime EP1360768B1 (de) | 2001-02-05 | 2002-01-10 | Sigma-delta programmiereinrichtung für pll-frequenzsynthesizer |
Country Status (5)
Country | Link |
---|---|
US (1) | US6756927B2 (de) |
EP (1) | EP1360768B1 (de) |
CN (1) | CN1255950C (de) |
DE (2) | DE10105057C2 (de) |
WO (1) | WO2002063772A2 (de) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4041323B2 (ja) * | 2002-03-12 | 2008-01-30 | 松下電器産業株式会社 | 周波数変調装置、周波数変調方法、および、無線回路装置 |
US7430265B2 (en) * | 2002-06-27 | 2008-09-30 | Infineon Technologies Ag | Circuit arrangement provided with a phase-locked loop and transmitter-receiver with said circuit arrangement |
US7502422B2 (en) * | 2003-06-04 | 2009-03-10 | M/A—COM, Inc. | Electromagnetic wave transmitter systems, methods and articles of manufacture |
DE60303187D1 (de) * | 2003-03-14 | 2006-04-06 | St Microelectronics Srl | Verbesserung der Verfahren zur Kompensierung des Phasenfehlers in einem Fraktional-N Phasenregelschleife-Frequenzsynthesizer |
US20050215216A1 (en) * | 2004-03-25 | 2005-09-29 | Ess Technology, Inc. | Sigma delta modulator loop configured to compensate amplifier noise affecting signals in the AM radio frequency band |
US7193546B1 (en) * | 2005-12-20 | 2007-03-20 | Cirrus Logic, Inc. | Phase-measuring delta-sigma modulator calibration method and apparatus |
US20080258942A1 (en) * | 2007-04-23 | 2008-10-23 | Infineon Technologies Ag | Sigma-delta multiplier, phase-locked loop with extended tuning range and methods for generating rf signals |
DE102007042979B4 (de) * | 2007-09-10 | 2017-07-20 | Intel Deutschland Gmbh | Integrierte Schaltung für Mobilfunk-Sendeempfänger |
CN105071800A (zh) * | 2015-08-06 | 2015-11-18 | 深圳市好兄弟电子有限公司 | 一种无线话筒的调制电路 |
US10291386B2 (en) | 2017-09-29 | 2019-05-14 | Cavium, Llc | Serializer/deserializer (SerDes) lanes with lane-by-lane datarate independence |
US10291389B1 (en) * | 2018-03-16 | 2019-05-14 | Stmicroelectronics International N.V. | Two-point modulator with matching gain calibration |
KR20210129327A (ko) * | 2020-04-20 | 2021-10-28 | 주식회사 엘엑스세미콘 | 데이터구동장치 및 이의 구동 방법 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3562684D1 (en) * | 1985-05-18 | 1988-06-16 | Itt Ind Gmbh Deutsche | Frequency division circuit for non-integer divisors after the manner of a rate multiplier |
US4965531A (en) * | 1989-11-22 | 1990-10-23 | Carleton University | Frequency synthesizers having dividing ratio controlled by sigma-delta modulator |
GB2238434B (en) * | 1989-11-22 | 1994-03-16 | Stc Plc | Frequency synthesiser |
DE19640072C2 (de) * | 1996-09-28 | 2003-10-23 | Rohde & Schwarz | Nach dem Prinzip der fraktionalen Frequenzsynthese arbeitender Frequenzsynthesizer |
US6008703A (en) * | 1997-01-31 | 1999-12-28 | Massachusetts Institute Of Technology | Digital compensation for wideband modulation of a phase locked loop frequency synthesizer |
US5903194A (en) * | 1997-08-05 | 1999-05-11 | Rockwell Science Center, Inc. | Digital phase modulation of frequency synthesizer using modulated fractional division |
US6044124A (en) * | 1997-08-22 | 2000-03-28 | Silicon Systems Design Ltd. | Delta sigma PLL with low jitter |
US6008704A (en) * | 1998-06-09 | 1999-12-28 | Rockwell Collins, Inc. | Fractional frequency synthesizer with modulation linearizer |
DE19929167A1 (de) * | 1999-06-25 | 2000-12-28 | Siemens Ag | Modulator und Verfahren zur Phasen- oder Frequenzmodulation mit einer PLL-Schaltung |
DE60006346T2 (de) * | 1999-12-13 | 2004-09-09 | Matsushita Electric Industrial Co., Ltd., Kadoma | Frequenzsynthetisierer mit gebrochenem Teilerverhältnis und Delta-Sigma Modulator zur Kontrolle des fraktionalen Teils |
-
2001
- 2001-02-05 DE DE10105057A patent/DE10105057C2/de not_active Expired - Fee Related
-
2002
- 2002-01-10 WO PCT/DE2002/000062 patent/WO2002063772A2/de not_active Application Discontinuation
- 2002-01-10 CN CNB028045483A patent/CN1255950C/zh not_active Expired - Fee Related
- 2002-01-10 EP EP02703489A patent/EP1360768B1/de not_active Expired - Lifetime
- 2002-01-10 DE DE50201356T patent/DE50201356D1/de not_active Expired - Lifetime
-
2003
- 2003-08-05 US US10/634,525 patent/US6756927B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
WO2002063772A2 (de) | 2002-08-15 |
US20040036639A1 (en) | 2004-02-26 |
CN1491485A (zh) | 2004-04-21 |
US6756927B2 (en) | 2004-06-29 |
EP1360768A2 (de) | 2003-11-12 |
DE10105057A1 (de) | 2002-08-29 |
WO2002063772A3 (de) | 2003-06-05 |
CN1255950C (zh) | 2006-05-10 |
DE50201356D1 (de) | 2004-11-25 |
DE10105057C2 (de) | 2003-06-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60006346T2 (de) | Frequenzsynthetisierer mit gebrochenem Teilerverhältnis und Delta-Sigma Modulator zur Kontrolle des fraktionalen Teils | |
DE69032554T2 (de) | Frequenzsynthesizer | |
DE68914717T2 (de) | Frequenzsynthesizer mit Kompensierung von Störsignalen. | |
DE10149593B4 (de) | Einzelbit-sigma-delta-modulierter Bruch-N-Frequenz-Synthesizer | |
DE60020742T2 (de) | Frequenzteilung/vervielfachung mit minimierung des jitters | |
DE60215806T2 (de) | Interpolator mit variablem modul und variabler frequenzsynthesizer mit dem interpolator mit variablem modul | |
DE69506112T2 (de) | Frequenzsynthetisierer mit gebrochenem teilverhältnis mit delta-sigma frequenzdiskriminator | |
DE102006038020B4 (de) | Sigma-Delta Modulator | |
DE60305543T2 (de) | Phaseninterpolationbasierter PLL Frequenzsynthetisierer | |
DE69810300T2 (de) | Frequenzsynthetisiereranordnungen und verfahren zur modulierung mit gleichstrom-kennlinie und drei-punkt-anregung | |
DE102004006995B4 (de) | Digitaler Phasenregelkreis für Sub-µ-Technologien | |
EP1360768B1 (de) | Sigma-delta programmiereinrichtung für pll-frequenzsynthesizer | |
DE69017129T2 (de) | Frequenzsynthesizer mit gebrochenem teilverhältnis. | |
EP0406469B1 (de) | Digitale Steuerschaltung für Abstimmsysteme | |
DE102012108279A1 (de) | Phasenregelkreis mit nicht-ganzzahligem Teiler | |
DE4325728C2 (de) | Teilerschaltung mit rationalem Verhältnis für einen Frequenzsynthesizer | |
DE69023219T2 (de) | Mit verschiedenen Modulatoren versehener Teiler mit gebrochenem Teilverhältnis. | |
WO2004054107A2 (de) | Phasenregelkreis mit modulator | |
DE10205680B4 (de) | Ein-Punkt-Modulator mit PLL-Schaltung | |
DE10234993B4 (de) | Akkumulator gesteuerter digitaler Frequenzteiler in einer phasenverriegelten Schleife | |
EP1063766A2 (de) | Modulator und Verfahren zur Phasen-oder Frequenzmodulation mit einer PLL-Schaltung | |
DE102006013782B4 (de) | Sigma-Delta-Modulator und Verfahren zur Sigma-Delta-Modulation | |
DE102009052481B4 (de) | Phasenregelkreis | |
WO2000028666A1 (de) | Frequenzsynthesizer, verfahren zum betreiben eines frequenzsynthesizers und integrierte schaltung mit einem frequenzsynthesizer | |
DE19714142C1 (de) | Phasendetektor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20030723 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB IT |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20041020 Ref country code: GB Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20041020 Ref country code: FR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20041020 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REF | Corresponds to: |
Ref document number: 50201356 Country of ref document: DE Date of ref document: 20041125 Kind code of ref document: P |
|
GBV | Gb: ep patent (uk) treated as always having been void in accordance with gb section 77(7)/1977 [no translation filed] |
Effective date: 20041020 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20050721 |
|
EN | Fr: translation not filed | ||
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R081 Ref document number: 50201356 Country of ref document: DE Owner name: INTEL MOBILE COMMUNICATIONS GMBH, DE Free format text: FORMER OWNER: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH, 85579 NEUBIBERG, DE Effective date: 20130326 Ref country code: DE Ref legal event code: R081 Ref document number: 50201356 Country of ref document: DE Owner name: INTEL MOBILE COMMUNICATIONS GMBH, DE Free format text: FORMER OWNER: INFINEON TECHNOLOGIES AG, 85579 NEUBIBERG, DE Effective date: 20130315 Ref country code: DE Ref legal event code: R081 Ref document number: 50201356 Country of ref document: DE Owner name: INTEL MOBILE COMMUNICATIONS GMBH, DE Free format text: FORMER OWNER: INTEL MOBILE COMMUNICATIONS GMBH, 85579 NEUBIBERG, DE Effective date: 20130315 Ref country code: DE Ref legal event code: R081 Ref document number: 50201356 Country of ref document: DE Owner name: INTEL MOBILE COMMUNICATIONS GMBH, DE Free format text: FORMER OWNER: INFINEON TECHNOLOGIES AG, 81669 MUENCHEN, DE Effective date: 20130314 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20160105 Year of fee payment: 15 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 50201356 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170801 |