EP0899791B1 - Trench-gated MOSFET with bidirectional voltage clamping - Google Patents
Trench-gated MOSFET with bidirectional voltage clamping Download PDFInfo
- Publication number
- EP0899791B1 EP0899791B1 EP98115325A EP98115325A EP0899791B1 EP 0899791 B1 EP0899791 B1 EP 0899791B1 EP 98115325 A EP98115325 A EP 98115325A EP 98115325 A EP98115325 A EP 98115325A EP 0899791 B1 EP0899791 B1 EP 0899791B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- mosfet
- trench
- diode
- cell
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000002457 bidirectional effect Effects 0.000 title 1
- 230000015556 catabolic process Effects 0.000 claims description 65
- 239000000758 substrate Substances 0.000 claims description 63
- 229910052751 metal Inorganic materials 0.000 claims description 49
- 239000002184 metal Substances 0.000 claims description 49
- 239000002019 doping agent Substances 0.000 claims description 36
- 239000004065 semiconductor Substances 0.000 claims description 25
- 230000002441 reversible effect Effects 0.000 claims description 18
- 239000003990 capacitor Substances 0.000 claims description 13
- 239000000463 material Substances 0.000 claims description 13
- 210000000746 body region Anatomy 0.000 claims description 8
- 239000010936 titanium Substances 0.000 claims description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 5
- 229910021332 silicide Inorganic materials 0.000 claims description 5
- 229910052719 titanium Inorganic materials 0.000 claims description 5
- 239000012535 impurity Substances 0.000 claims description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims 8
- 229910052697 platinum Inorganic materials 0.000 claims 4
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims 4
- 229910052721 tungsten Inorganic materials 0.000 claims 4
- 239000010937 tungsten Substances 0.000 claims 4
- 239000003989 dielectric material Substances 0.000 claims 1
- 230000008774 maternal effect Effects 0.000 claims 1
- 238000009792 diffusion process Methods 0.000 description 63
- 239000010703 silicon Substances 0.000 description 21
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 20
- 229910052710 silicon Inorganic materials 0.000 description 20
- 230000001681 protective effect Effects 0.000 description 18
- 238000000034 method Methods 0.000 description 15
- 230000004888 barrier function Effects 0.000 description 14
- 230000005684 electric field Effects 0.000 description 14
- 230000002829 reductive effect Effects 0.000 description 12
- 230000006870 function Effects 0.000 description 11
- 230000001965 increasing effect Effects 0.000 description 11
- 239000000969 carrier Substances 0.000 description 9
- 230000008569 process Effects 0.000 description 9
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 8
- 229910052796 boron Inorganic materials 0.000 description 8
- 230000003071 parasitic effect Effects 0.000 description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 8
- 229920005591 polysilicon Polymers 0.000 description 8
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 7
- 229910010271 silicon carbide Inorganic materials 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 239000008186 active pharmaceutical agent Substances 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 6
- 230000007423 decrease Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 6
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 5
- 239000005380 borophosphosilicate glass Substances 0.000 description 5
- 238000005468 ion implantation Methods 0.000 description 5
- 229910052698 phosphorus Inorganic materials 0.000 description 5
- 239000011574 phosphorus Substances 0.000 description 5
- 238000011084 recovery Methods 0.000 description 5
- 238000009825 accumulation Methods 0.000 description 4
- 230000005669 field effect Effects 0.000 description 4
- XHXFXVLFKHQFAL-UHFFFAOYSA-N phosphoryl trichloride Chemical compound ClP(Cl)(Cl)=O XHXFXVLFKHQFAL-UHFFFAOYSA-N 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 4
- 239000007943 implant Substances 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910019213 POCl3 Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 230000001939 inductive effect Effects 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 230000000670 limiting effect Effects 0.000 description 2
- 230000009993 protective function Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 239000010405 anode material Substances 0.000 description 1
- HAYXDMNJJFVXCI-UHFFFAOYSA-N arsenic(5+) Chemical compound [As+5] HAYXDMNJJFVXCI-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000000254 damaging effect Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 125000002524 organometallic group Chemical group 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 239000000075 oxide glass Substances 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000005215 recombination Methods 0.000 description 1
- 230000006798 recombination Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors with potential-jump barrier or surface barrier
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0255—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/095—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being Schottky barrier gate field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0878—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7803—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
- H01L29/7806—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device the other device being a Schottky barrier diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7803—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
- H01L29/7808—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device the other device being a breakdown diode, e.g. Zener diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
- H01L29/7828—Vertical transistors without inversion channel, e.g. vertical ACCUFETs, normally-on vertical MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
Definitions
- This invention relates to power field-effect transistors and, in particular, to a metal-oxide-silicon field-effect transistor (MOSFET) in which the gate is positioned in a trench formed on the surface of the silicon.
- MOSFET metal-oxide-silicon field-effect transistor
- Trench-gated MOSFETs are a class of MOSFETs in which the gate is positioned in a trench that is formed at the surface and extends into the silicon.
- the gate is formed in lattice-like geometric pattern which defines individual cells of the MOSFET, the pattern normally taking the form of closed polygons (squares, hexagons, etc.) or a series of interdigitated stripes or rectangles.
- the current flows in vertical channels which are formed adjacent to the sides of the trenches.
- the trenches are filled with a conductive gate material, typically doped polysilicon, which is insulated from the silicon by a dielectric layer normally consisting of silicon dioxide.
- a power MOSFET Two critical characteristics of a power MOSFET are its breakdown voltage, i.e., the voltage at which it begins to conduct current when in an off condition, and its on-resistance, i.e., its resistance to current flow when in an on condition.
- the on-resistance of a MOSFET generally varies directly with its cell density, since when there are more cells per unit area there is also a greater total "gate width" (around the perimeter of each cell) for the current to pass through.
- the breakdown voltage of a MOSFET depends primarily on the doping concentrations and locations of the source, body and drain regions in each MOSFET cell.
- the MOSFET is typically formed in a lightly-doped epitaxial layer of silicon which is grown on a heavily-doped silicon substrate.
- the gate trenches normally extend into the epitaxial layer and are frequently rectangular, with flat bottoms bounded by corners. This configuration creates a problem in that, when the MOSFET is turned off, the electric field reaches a maximum near the corners of the gate trenches. This can lead to avalanche breakdown and impact ionization near the surface of the gate oxide, with the consequent generation of carriers. If the carriers are generated within a mean free path of the interface between the silicon and the gate oxide, they may have sufficient energy to pass through the interface and become injected into the gate oxide layer.
- Hot carrier injection can ultimately damage the gate oxide layer, causing changes in threshold voltage, transconductance or on-resistance, and thereby impair or destroy the MOSFET.
- U.S. Patent No. 5,072,266 to Bulucea et al. teaches a technique of suppressing voltage breakdown near the gate by the formation, in the MOSFET cell, of a deep central body diffusion that extends below the bottom of the trenches. This deep central diffusion shapes the electric field in such a way that breakdown occurs in the bulk silicon away from the gate, in a location which prevents hot carriers from reaching the gate oxide layer.
- a cross-sectional view of a MOSFET in accordance with U.S. Patent 5,072,266 is shown in Fig. 1A , which illustrates a MOSFET cell 10 containing a trenched gate 11, an N+ source region 12, an N+ substrate (drain) 13, an N-epitaxial layer 14, and a deep central P+ diffusion 15.
- FIG. 1B A plan view of MOSFET cell 10 in a conventional lattice containing other similar MOSFET cells is shown in Fig. 1B .
- the protective deep P+ region 15 is shown at the center of each square cell, surrounded by the N+ source region 12 and the gate 11.
- Four complete cells are shown in Fig. 1B .
- the doping of deep P+ diffusion 15 is greater than the doping of P-body 16 in the region of the channel, designated by the dashed line and reference numeral 17.
- the distance Y S between the gate trenches must be maintained at or above a minimum value. Otherwise, the deep P+ dopant will diffuse into the channel 17 and raise the threshold voltage V tn of the device.
- the value of Y s along with the thickness of the gate, defines the cell density and helps to determine the on-resistance of the MOSFET.
- MOSFET 20 To fabricate an extremely low voltage, low on-resistance power MOSFET, the dimensions of the device are generally scaled down. In particular, the cell density is increased and the epitaxial layer is made thinner, even to the point that the gate trenches may extend into the heavily-doped substrate.
- MOSFET 20 Such a MOSFET is illustrated as MOSFET 20 in Fig. 2A .
- Diode D DB represents the PN junction between N-epitaxial layer 14 and P-body region 22, and capacitor C GD represents the capacitor across the gate oxide layer 21A.
- Figure 3 illustrates current and voltage waveforms which illustrate the basic reverse recovery problem in conventional silicon PN diodes.
- the drain voltage V D is negative and the diode D DB is forward biased to some predetermined current density and forward voltage drop.
- dI/dt the current through the junction of diode D DB decreases at a predetermined slew rate dI/dt.
- the polarity of the current in diode D DB reverses because its cathode has become more positive than its anode.
- diode D DB Since the charge that was stored in diode D DB has not fully been removed, however, diode D DB continues to conduct (in a reverse direction) even though it is reverse-biased. Eventually, the stored charge will be removed (either by recombination or diffusion) and diode D DB will "recover", i.e. stop conducting.
- reverse recovery refers to this temporary operating condition wherein current is flowing in a device biased into an reverse polarity.
- U.S. 5,614,749 discloses a silicon carbide trench MOSFET chart includes a gate electrode in a first trench extending from a surface of a source region to reach a drift layer and a Schottky electrode disposed on an inner surface of a second trench having a greater depth than the first trench.
- U.S. 5,396,085 discloses a silicon carbide switching device that includes a three-terminal interconnected silicon MOSFET and silicon carbide MESFET (or JFET) in a composite substrate of silicon and silicon carbide.
- the gate electrode of the silicon carbide MESFET is electrically shorted to the source region of the silicon MOSFET, and the source region of the silicon carbide MESS is electrically connected to the drain of the silicon MOSFET in the composite substrate. Accordingly, three-terminal control is provided by the source and gate electrode of the silicon MOSFET and the drain of the silicon carbide MESPET (or JFET).
- the switching device is designed to be normally-off and therefore blocks positive drain biases when the MOSFET gate electrode is shorted to the source electrode.
- U.S. 5,111,253 discloses a semiconductor power switching device comprising a multicellular FET structure with a Schottky barrier diode structure interspersed therewith with at least some of the PET cells being free of Schottky barrier portions.
- EP A 0746029 discloses an accumulation-mode power MOSPET that includes a PN junction connected in parallel with the current path through the accumulation-mode MOSYST.
- the diode is designed to have a breakdown voltage was causes the diode to break down before the oxide layer surrounding the gate can be ruptured or otherwise damaged when the MOSFET is in an off condition.
- EP A 0746030 disclosed a power MOB PET with a trenched gate that defines a plurality of MOSFET cells.
- a protective diffusion forms a diode that is connected in parallel with the channel regions tin each of the MOSFET cells and prevents impact ionization and the resulting generation of carriers near the corners of the gate trench, which can damage or rupture the gate oxide layer.
- the diode can be designed to have a breakdown voltage which limits the strength of the electric field across the gate oxide layer.
- the present invention relates to a trench-gated MOSFET semiconductor device as recited in claims 1-13, to an accumulation-mode MOSFET as recited in claims 14-21; to a motor driver circuit as recited in claims 22-24; to a buck converter as recited in claims 25-26; and to a circuit as recited in claim 27.
- the trench-gated MOSFET of this invention is formed in a semiconductor chip which includes a substrate alone or in combination with an overlying epitaxial layer.
- the gate of the MOSFET is formed in a pattern of trenches which extend downward from the surface of the chip.
- the MOSFET includes a source region of a first conductivity type, a body region of a second conductivity type, and a drain region of the first conductivity type, which are arranged vertically along a side wall of the trench.
- the gate trenches may extend into the epitaxial layer (if any), or through the epitaxial layer into the substrate.
- the MOSFET is formed as a plurality of cells which are defined by the gate trenches.
- the cells may be of any shape.
- the MOSFET cells may be in the form of a square or hexagon or a series of parallel stripes or rectangles.
- MOSFET cells MOSFET cells
- diode cells PN diode
- Schottky cells Schottky diode
- the PN diodes and Schottky diodes are connected in parallel with the channels in the MOSFET cells, with the anodes of the PN and Schottky diodes tied to the anodes of the parasitic diodes in the MOSFET cells and the cathodes of the PN and Schottky cells tied to the cathodes of the parasitic diodes.
- Each diode cell contains a protective diffusion of the second conductivity type, which forms a PN junction with first conductivity material in the epitaxial layer or substrate. This PN junction functions as a diode.
- a metal layer ties the protective diffusion (i.e., one terminal of the diode) to the source regions of the MOSFET cells such that the diode is connected in parallel with the channels of the MOSFET cells.
- the protective diffusion of second conductivity type operates to reduce the strength of the electric field across the gate oxide and at the corners of the trenches and limits the formation of hot carriers in the vicinity of the trench, particularly in embodiments wherein the trenches extend into the epitaxial layer.
- the diode operates as a voltage clamp and thereby limits the voltage across the gate oxide layer, particularly in embodiments wherein the trenches extend into the substrate and the gate oxide must support substantially the entire voltage drop across the MOSFET.
- Each Schottky cell contains a Schottky diode.
- the Schottky diode is formed at the surface of a mesa between first and second portions of the gate trench.
- the mesa is doped with atoms of a first conductivity type.
- a gate electrode material is disposed in the trenches, which are lined with a dielectric layer to insulate the gate electrode from the mesa.
- a metal layer overlies a surface of the mesa, and a rectifying (or Schottky) barrier is formed at the junction between the metal layer and the surface of the mesa.
- the Schottky metal is tied to both a terminal of the protective diode and to the source regions of the MOSFET cells. When the Schottky diode is forward biased, a current flows vertically through the mesa.
- N there are a selected number of diode cells (N) and a selected number Schottky cells (M) for a given number of MOSFET cells in a repetitive pattern across the MOSFET.
- M equals N.
- the number of diode and Schottky cells per MOSFET cells is determined by the design criteria of the MOSFET. In general, for example, MOSFETs which are expected to experience breakdown more often or more severely will require a greater proportion of diode cells.
- any breakdown occurs at a voltage which is determined by the avalanche breakdown voltage of the PN diode in the diode cells. This breakdown occurs at a location that is typically near the center of the diode cells and in any event away from the gate oxide lining the trenches.
- the diode cells are designed such that breakdown occurs at the voltage level and location described above.
- the Schottky cells do not break down. Thus the diode cells in effect clamp both the MOSFET cells and the Schottky cells when the device is operating in Quadrant I.
- a MOSFET includes a Schottky diode connected in parallel with the channel but the Schottky diode is not positioned within a "cell" of the MOSFET. Similarly, the PN diode need not be formed within a cell.
- the invention also comprises various techniques for controlling the breakdown voltage of the diode cell.
- a breakdown voltage control region having a dopant concentration of the first conductivity type greater than the background dopant concentration of the epitaxial layer is formed in the diode cell.
- the region is preferably located at center of the diode cell and can be formed by implanting dopant through the top surface of the epitaxial layer or by updiffusing dopant from the interface between the epitaxial layer and the substrate.
- Another technique for controlling the breakdown voltage of the diode cell involves providing a curved segment in the PN junction between the protective diffusion of the second conductivity type and the epitaxial layer and establishing a selected radius of curvature the curved segment so as to control the breakdown voltage of the diode cell. In general, reducing the radius of curvature of the curved segment reduces the breakdown voltage. Moreover, the distance which separates the protective diffusion from the substrate also can be used to determine the breakdown voltage of the diode cell, since the protective diffusion, the substrate and the intervening portion of the epitaxial layer form a PIN diode whose breakdown is primarily a function of the width and dopant concentration of the intervening portion of the epitaxial layer.
- a zener diode is formed in the diode cell, preferably by continuing into the diode cell the diffusions that are used to form the source and body in the MOSFET cell.
- a zener diode is formed near the surface of the epitaxial layer; in another group of embodiments a buried zener diode is formed in the diode cell.
- Fig. 4 shows a cross-sectional view of a trench-gated MOSFET 30 in accordance with this invention.
- MOSFET 30 is formed in N-epitaxial layer 14, which is grown on the top surface of N+ substrate 13.
- N-epitaxial layer 14A includes two sublayers: a layer Nepi 1 and a layer Nepi 2 , with Nepi 1 being doped more heavily than Nepi 2 .
- a metal layer 36 makes contact with and forms a short between P-body region 33 and N+ source region 34.
- N+ substrate 13 serves as the drain of MOSFET 30 and may be contacted from the bottom.
- a submerged N+ layer instead of the N+ substrate could be used as the drain, and the drain could be contacted from the top side of the structure by means of, for example, an N+ sinker region and a top side contact.
- a protective deep P+ diffusion 38 is formed in a neighboring cell 37, between gate segments 31B and 31C.
- Diffusion 38 forms a PN junction 39 with N-epitaxial layer 14.
- Metal layer 36 forms an ohmic contact with protective diffusion 38, and thus PN junction 39 represents a diode which is connected in parallel with the channel of cell 35.
- the ohmic contact to the p+ diffusion 38 need not be truly ohmic since the surface concentration of the diffusion 38 is sufficiently high that quantum mechanical "tunneling" conduction will occur even if the respective work functions of the metal and silicon result in an energy barrier.
- MOSFET 30 also includes a Schottky cell 40, which is located between gate segments 31C and 31D.
- Schottky cell 40 includes a Schottky metal layer 41 (e.g., titanium or titanium silicide) which forms a rectifying interface 42 with N-epitaxial layer 14.
- Interface 42 is at the top surface of a mesa 43.
- MOSFET 30 also includes a Schottky cell 44 similar to Schottky cell 40 and a diode cell 45 similar to diode cell 37.
- protective diffusion 38 limits the maximum voltage and therefore the strength of the electric field and resulting carrier formation near the corners of trench 32, and thereby eliminates the need for a deep central diffusion in MOSFET cell 35.
- the dimensions of MOSFET cell 35 may be substantially reduced and the cell density of MOSFET 30 may be significantly increased.
- the width of each side of N+ source region 34 may be reduced to about 1.0 ⁇ m, and the width of the contact between metal layer 36 and the P+ contact region for P-body 33 may be reduced to about 1.0 ⁇ m, so that the total width between trenches 32 may be on the order of 3.5 ⁇ m, although in practice the total width between trenches 32 might be set at 5.0 ⁇ m. This compares with a minimum width of about 8.0 ⁇ m for a MOSFET cell which contains a deep central diffusion (see Fig. 1A ).
- the dopant concentration in the sublayer Nepi 1 is set to optimize the breakdown voltage of diode D2, which is determined by the dopant concentrations on either side of the PN junction 39.
- the dopant concentration of Nepi 1 is typically higher than the dopant concentration of Nepi 2 , thus helping to assure that diode D2 breaks down before diode D1, which is formed at the junction of the P-body 33 and the sublayer Nepi 2 in MOSFET cell 35.
- the gate segments 31C and 31D surround the Schottky interface 42 at a well defined pitch to guarantee full depletion of the silicon in mesa 43 at high reverse biases.
- a major disadvantage of conventional Schottky diodes is their relatively high offstate leakage current, which is typically orders of magnitude higher than the leakage current of a PN junction diode.
- the leakage current in a Schottky diode is strongly dependent on voltage, as a consequence of reverse-voltage-induced barrier-lowering at the rectifying metal-semiconductor interface (sometimes referred to as the "Schottky interface").
- q is the charge of an electron (1 x 10 -19 coulombs)
- N D is the net doping
- V bi is the built-in potential of the metal/semiconductor interface
- V r is the applied reverse bias
- ⁇ s is the permittivity of the semiconductor.
- gate segments 31C and 31D along with the gate oxide layer 32A form facing MOS capacitors, and pinch-off (i.e. the full depletion) of the mesa 43 between the facing MOS capacitors electrostatically shields the Schottky interface from the barrier lowering effect.
- the MOS sandwich is like a vertical channel version of a dual gate JFET (except that an MOS capacitor forms the depletion region rather than a reverse biased PN junction) or a fully depleted SOI MOSFET.
- the three types of diodes namely, the P-body to N-epi PN junction, the deep P+ to N-epi avalanche clamping diode, and the metal to N-epi Schottky diode-are in parallel, meaning that all three share the N-epi as a common cathode. Despite their dissimilar anode materials the aluminum metal shorts their anodes (albeit with some resistance). As parallel diodes, all three are forward biased whenever the anode is more positive than the drain (cathode) and reverse-biased whenever the anode is more negative than the drain. Since an N-channel MOSFET is (normally) operated with its N+ drain more positive than its P-type body (i.e.
- the direction of diode conduction is opposite that used for MOSFET operation.
- the parallel combination of diodes are "antiparallel" to the MOSFET. Therefore all three diodes are normally reverse-biased together in Quadrant I and are all forward biased together in Quadrant III. Since the diodes are in parallel, the lowest voltage diode always conducts the majority of the current, as long as the MOSFET is off. In Quadrant I the lowest breakdown diode should carry the current. In Quadrant III the lowest forward voltage diode should carry the current.
- Schottky metal layer 41 is in contact with metal 36. Consequently, the Schottky diode in Schottky cell 40 is connected in parallel with both the PN diode represented by interface 39 in diode cell 37 and the parasitic diode represented by the interface between P-body region 33 and N-epitaxial layer 14 in MOSFET cell 35.
- Fig. 5 is an equivalent circuit diagram of MOSFET 30.
- Diode D1 represents the parasitic diode within MOSFET cell 35
- diode D2 represents the PN diode in diode cell 37
- diode D3 represents the Schottky diode in Schottky cell 40.
- Fig. 6A shows on a current vs. voltage graph the regions in which diodes D2 and D3 are operative.
- the vertical axis is I DS
- the current flowing between the drain and source terminals of MOSFET 30, and the horizontal axis is V DS , the voltage across the drain and source terminals.
- I DS the current flowing between the drain and source terminals of MOSFET 30
- V DS the voltage across the drain and source terminals.
- Diodes D1, D2 and D3 are reverse-biased and diode D2 breaks down at a predictable level and at a location in diode cell 37 away from the gate oxide layer, thereby protecting MOSFET 30 from the damaging effects of hot carrier injection into the gate oxide.
- Diode D2 is designed to break down at a positive voltage V DS which is lower than the breakdown voltage of either diode D1 or diode D3.
- V DS positive voltage
- Schottky diode D3 is operative.
- Diodes D1, D2 and D3 are forward-biased, and Schottky diode D3 conducts most of the current since its forward voltage drop is substantially (e.g., several hundred millivolts) lower than the forward voltage drops of either diode D1 or diode D2, both of which are PN diodes. Since diodes D1 and D2 carry very little current, there is very little charge storage near the PN junctions of these diodes. Thus when V DS returns to Quadrant I the reverse recovery problem described above is greatly , alleviated.
- MOSFET 30 is turned off, i.e., the gate is biased below threshold voltage.
- MOSFET 30 is turned on, practically all of the current flows through its channel, and the level of I DS is determined by the on-resistance of MOSFET 30, along with the impedance of other elements of the circuit into which MOSFET 30 is connected.
- Fig. 6B shows a graph of I DS vs. V DS at gate voltages V G1 , V G2 and V G3 .
- the MOSFET is clamped in Quadrant I at BV D2 , the breakdown voltage of diode D2.
- the MOSFET is clamped at V D3 , the forward voltage drop across diode D3.
- MOSFET 30 is shown in Fig. 4 with the gate segments 31C, 31D and 31E not being directly connected to the Schottky metal 41 or the metal layer 36. It should be understood, however, that when MOBVET 30 is turned off its source and gate terminals are typically shorted together and thus the gate segments 31C, 31D and 31E are at the same potential as the Schottky metal 41 and the metal layer 36.
- Schottky cell 40 can be fabricated as shown in Fig. 7 , with the Schottky metal 41 filling the gate trenches and with metal layer 36 (not shown) contacting Schottky metal 41.
- the gate polysilicon in any Schottky portion of the device can be shorted to the Schottky anode or the MOSFET source, while the MOSFET gate still connects to a bonding pad. If the Schottky diodes are distributed throughout the MOSFET cells uniformly (as the avalanche clamping diodes are) then it may be difficult to contact their gates uniquely and their gates are best tied to the gate pad.
- Fig. 8 shows a crose-sectional view of an accumulation mode field-effect transistor 50 which contains a FET cell 51.
- Accumulation mode FETs are trench-type MOSFETs which contain no body region and hence no PN junctions.
- the mesa 53 between the trenched gate segments 54A and 54B is made relatively narrow (e.g., 0.5 to 4.0 ⁇ m wide), and the gate material (typically polysilicon) is doped in such a way that it has a work function which depletes the entire mesa region, much like a junction field-effect-transistor (JFET).
- JFET junction field-effect-transistor
- the proximity of the gate electrically induces an energy barrier to suppress off-state conduction.
- the current path extends between a N+ "source” 52 at the top of the mesa 53 and the N+ substrate which functions as a "drain”.
- the operation of ACCUFET cell 51 is further described in EP A 0 746 029 , as well as in U.S. Patent No. 4,903,189 to Ngo et al. ; B. J.
- the PN diodes within diode cells 37 and 45 are designed to break down before the voltage across ACCUFET 50 reaches a level which would rupture the gate oxide layer.
- Schottky cells 40 and 44 provide a voltage clamping function when the source voltage is greater than the drain voltage and thereby limit the storage of charge at the PN junctions in diode cells 37 and 45.
- the trenches should extend into the heavily-doped substrate or an updiffusion therefrom.
- Growing a gate oxide in such a degenerately doped material suffers from the formation of weak spots in the gate oxide arising from thin or improper atomic arrangements in the oxide where it is thermally grown over the crystalline defects in the degenerately doped material.
- MOSFET 55 contains an N+ buried layer 56 which overlaps the N+ substrate 13.
- MOSFET 55 contains MOSFET cells 57 and 58, as well as diode cells 37 and 45 and Schottky cells 40 and 44 which function in the manner of the similarly numbered cells of Fig. 8 .
- FIG. 10A illustrates an alternative form of MOSFET cell that can be used in embodiments of this invention.
- MOSFET 60 which includes a MOSFET cell 61 that is similar to the cell shown in Fig. 2A . That is, trenches 63 extend through the N-epitaxial layer 14 and into the N+ substrate 13, and cell 61 does not include a central deep P+ diffusion. In an adjacent cell 62, a protective P+ diffusion 64 is formed, with the lower junction of diffusion 64 reaching the top surface of N+ substrate 13.
- Fig. 10B illustrates an equivalent circuit for MOSFET 60. Since the corners of trench 63 are located in the N+ substrate 13, which being heavily-doped cannot support a strong electric field, the problem of the electric field at the corners of the trenches is largely eliminated. Instead, the critical factor becomes the strength of the electric field between the gate 65 and the N+ substrate 13, i.e., across the gate oxide layer 65A. This location is represented by a capacitor C GD in Fig. 10B .
- the PN junction between P-body region 22 and N-epitaxial layer 14 is represented by a diode D DB
- the PN junction between P+ diffusion 64 and N+ substrate 13 is represented by a diode D P+/N+ . As shown, both diode D DB and diode D P+/N+ are connected in parallel with the channel of MOSFET cell 61.
- Fig. 11 shows a top view of a MOSFET in accordance with this invention.
- the MOSFET cells are labeled "M”
- the diode cells are labeled "D”
- the Schottky cells are labeled "S”.
- Fig. 11 is not drawn to scale. In actual embodiments the dimensions of the different types of cells-including squares, rectangles, hexagonals or stripes, among others (even circles or triangles are possible although not area efficient)-may vary in a single device.
- Fig. 12 shows a top view of three of the cells shown in Fig. 11 (one MOSFET cell, one diode cell, and one Schottky cell).
- Y S represents the distance between the trenched gates and Y G represents the cross-sectional width of the trench (not to be confused with the gate width W around the perimeter of the cell). It is assumed in this example that the dimensions of the cells are the same.
- This "penalty" factor which arises from the fact that the diode and Schottky cells carry no MOSFET channel current, decreases approaching unity as n increases.
- the penalty is counterbalanced by the increased total gate width (and hence current-carrying capacity) which is obtained by increasing the cell density of the device.
- n is determined by the frequency or intensity with which the MOSFET is expected to break down.
- the efficiency benefits of this structure are somewhat limited.
- the regularly distributed inclusion of non-active deep P+ and trench-gated Schottky cells in a vertical trench FET provides a voltage clamping feature which limits the carrier generation rate and electric field at the corners or in the vicinity of the trench gate.
- the reliability and survivability of the device in the presence of electrical overstressing is thereby improved without limiting on-resistance or cell density.
- the forward voltage drop across the device is lowered, reducing power dissipation and the quantity of stored charge at the PN junctions in the diode and MOSFET cells.
- the peak reverse recovery currents and reverse recovery times are decreased, resulting in reduced energy losses when the device transits from Quadrant III to Quadrant I operation.
- the current in quadrant III Schottky
- I quadrant III I quadrant I .
- the deep P+ region need not extend to the trench edge but may be made smaller than its cell geometry if desired. Likewise, the deep P+ region need not extend below the trench if the trench overlaps the N+ substrate, in which case a PIN diode may be formed between the deep P+ region and the N+ substrate (see Fig. 16 ).
- a graph showing the breakdown voltage of a PIN diode (such as diode D2 in Fig. 16 ) as a function of the doping concentration and width of the intermediate or "intrinsic" region is provided in S.M. Sze, Physics of Semiconductor Devices, Second Edition, John Wiley & Sons (1981), p. 105 , Fig. 32.
- Fig. 13 illustrates a top view of an alternative MOSFET in which the cells are in the form of stripes.
- MOSFET 80 cells 81, 82, and 83 are active MOSFET cells, cell 84 is a Schottky cell and cell 85 is a diode cell.
- Each of cells 81-83 contains a P+ contact region 87 and an N+ source region 88.
- Contact holes 89 two of which are shown in Fig. 13 , are used to provide contact between a metal layer (not shown) and P+ region 87 and N+ source region 88 in MOSFET cells 81-83, an N-epi region in Schottky cell 84, and P+ region 86 in diode cell 85.
- Contact holes 89 may be arranged in a variety of patterns over cells 81-85 but are generally repeated for maximum contact area. Alternatively, the contact may be in the form of a continuous stripe. A contact hole 90 for making contact with gate 91 is also shown. Again Fig. 13 is not drawn to scale.
- P+ diode cell Another use of the P+ diode cell is to clamp the drain voltage so as to protect the gate oxide layer from overstress due to excessive electric fields between the gate and the N+ substrate. This situation arises particularly in embodiments where the trench gate extends into the substrate and the gate oxide layer at the bottom of the trench is therefore exposed to the entire voltage difference between the gate and substrate. Silicon dioxide is capable of withstanding a voltage equal to about 8 MV/cm. Using a safety factor of 50%, the industry generally considers the maximum voltage that may be applied across a gate oxide layer to be X OX ⁇ 4MV/cm, X OX being the thickness of the gate oxide in centimeters.
- the breakdown voltage of the diode that is formed by the protective P+ diffusion should be no greater than X OX ⁇ 4MV/cm.
- the oxide layer will rupture at about 32V, and for reliable operation the maximum voltage should be limited to 16V
- Figs. 14-16 illustrate cross-sectional views of several alternative embodiments in accordance with the invention.
- Fig. 14 shows a MOSFET 92 in which the trenches extend into the N+ substrate 13.
- a thin layer of N-epitaxial layer remains in the MOSFET cells 93, while in diode cell 94 the protective P+ diffusion reaches the top surface of N+ substrate 13.
- the MOSFET 100 shown in Fig. 15 the P-body regions in the MOSFET cells 101 extend to the top surface of the N+ substrate 13, and none of the N- doped region of epitaxial layer 14 remains.
- a thin section of the epitaxial layer 14, doped P- or N- remains in each of the MOSFET cells 111 and the diode cell 112.
- diode D1 represents the PN junction within the MOSFET cells
- diode D2 represents the PN junction in the protective diode cells
- a capacitor C1 represents the gate oxide layer abutted by the gate and the N+ substrate.
- BV D2 50% ⁇ BV C1 should hold, where BV D2 is the breakdown voltage of diode D2 and BV C1 is the breakdown voltage of capacitor C1. Also, the breakdown voltage of diode D2 is less than the breakdown voltage of diode D1 in each case.
- MOSFET 120 shown in Fig. 17 , appears to be similar to the conventional MOSFET shown in Fig. 2A .
- Diode D1 represents the PIN diode formed at the center of each MOSFET cell by the combination of the shallow P+ contact region, the P-body and the N+ substrate.
- the breakdown voltage of PIN diode D1 is set at less than 50% of the breakdown voltage of capacitors C1, wherein the breakdown voltage of the capacitors is calculated on the basis of 8 MV/cm for the thickness of the gate oxide layer expressed in centimeters.
- FIG. 18A An embodiment containing a diode cell which is larger than the MOSFET cells is illustrated in Figs. 18A and 18B , Fig. 18A being a cross-sectional view taken at section A-A' shown in the top view of Fig. 13B .
- MOSFET 130 includes cells 121 as well as a wider cell 131 which includes a deep P+ region 132. Deep P+ region 132 provides a protective function for the gate oxide layers in cells 121 while acting as an active MOSFET cell itself, having an N+ source region 133.
- cell 131 reduces the overall cell density of the MOSFET, the penalty in terms of on-resistance is less than it would be if cell 131 performed only a protective function and carried no current.
- MOSFET 120 of Fig. 12 cells 121 are typically smaller than they would be if a protective deep P+ region were included in each cell.
- FIGs. 19A-19K illustrate an exemplary process for fabricating MOSFET 30 shown in Fig. 4 .
- the step of the process are summarized in the flowchart of Fig. 20 .
- the starting point is a silicon substrate which is doped with arsenic to a conductivity in the range of 1-100 m ⁇ -cm (for example 2 m ⁇ -cm) to yield N+ substrate 13. If a P+ substrate is desired for a P-channel device, the substrate could be doped with boron.
- an epitaxial (epi) layer 14 is grown on N+ substrate 13 using known processes.
- Epi layer 14 can include sublayers Nepi 1 and Nepi 2 as shown it could include a single uniform layer or a graded layer.
- the thickness of epi layer 14 is typically in the range 1-60 ⁇ m and is doped to a concentration in the range of 3 x 10 14 to 3 x 10 17 cm -3 .
- the dopant is typically phosphorus (boron can be used for a P-type epi).
- a single epi layer 3 ⁇ m thick could be doped to 1 x 10 17 cm -3 , or a lower 2 ⁇ m thick sublayer Nepi 1 could be doped to 1 x 10 17 cm -3 and an upper 2 ⁇ m thick sublayer Nepi 2 could be doped to 5 x 10 16 cm -3 .
- a single epi layer 6 ⁇ m thick could be doped to 5 x 10 16 cm -3 , or a lower 4 ⁇ m thick sublayer Nepi 1 could be doped to 6 x 10 16 cm -3 and an upper 3 ⁇ m thick sublayer Nepi 2 could be doped to 3 x 10 16 cm -3 .
- a single epi layer 10 ⁇ m thick could be doped to 9 x 10 15 cm -3 , or a lower 7 ⁇ m thick sublayer Nepi 1 could be doped to 1-2 x 10 16 cm -3 and an upper 3 ⁇ m thick sublayer Nepi 2 could be doped to 0.7-1.0 x 10 16 cm -3 .
- a single epi layer 13 ⁇ m thick could be doped to 5 x 10 15 cm -3 .
- a thick oxide layer 140 having a thickness of 0.3-1.0 ⁇ m is grown at 900-1100 C for 30 minutes to 10 hours and is then masked and etched to define the location of deep P+ region 38.
- boron is then implanted at a dose of 1 x 10 15 to 1 x 10 16 cm -2 and an energy of 20-100 keV (e.g., 5 x 10 15 cm -3 at 60 keV) to form P+ region 38.
- the resulting structure is illustrated in Fig. 19D .
- the deep P+ region 38 can be formed by predeposition using a gaseous or solid source such as BN which outgases during the furnace cycle (950-1000° C), thereby doping the region to a sheet resistance of 20 to 200 ⁇ /square (e.g. 70 Q/square).
- a gaseous or solid source such as BN which outgases during the furnace cycle (950-1000° C)
- the dopant source may be POCl 3 , producing a highly doped N+ region.
- a thick oxide layer 142 is grown and removed by photomasking except over deep P+ region 38, and a thin oxide layer 143 is grown.
- Thin oxide layer 143 is masked and removed from the portions of the structure where the trenches are to be formed, as shown in Fig. 19E .
- P+ region 38 is diffused at 900-1100° C (e.g. 1050° C) for 30 minutes to 10 hours (e.g. 3 hours) to drive it in to a depth of 1-6 ⁇ m (e.g. 2-3 ⁇ m).
- Oxide layer 140 is then removed.
- the trenches are then masked and etched to a depth of 1-7 ⁇ m (e.g. 1.8-2.5 ⁇ m) using known techniques of reactive ion or plasma dry etching.
- the corners of the trench can be rounded by changing the gas mix.
- a 100-2000 ⁇ sacrificial oxide layer is grown on the walls of the trenches by heating to 900-1100° C for 20 minutes to 5 hours. After the sacrificial oxide has been stripped, the trench is oxidized to form gate oxide layer 31A, and polysilicon is deposited into the trench until it overflows the top of the trench.
- the polysilicon is then doped with phosphorus by POCl 3 predeposition or ion implantation at a dose of 5 x 10 13 to 5 x 10 15 cm -2 and an energy of 60 keV, giving it a sheet resistance of 20-70 ⁇ /square.
- the polysilicon is doped with boron using ion implantation to a sheet resistance of roughly 40-120 ⁇ /square.
- the polysilicon is then etched back until it is planar with the surface of the trench except where a mask protects it, so that it can subsequently be contacted with metal.
- the resulting structure is shown in Fig. 19F . (As shown in Fig. 19G , the polysilicon is not planarized to the surface of the trench in the area where the gate contact is to be formed.)
- a layer of photoresist is patterned and P-body 33 is then formed by implanting boron through a thin oxide layer at a dose of 1 x 10 13 to 3 x 10 14 cm -2 (e.g. 8 x 10 13 cm -2 ) and an energy of 20-120 keV (e.g. 60 keV).
- P-body 33 is driven in to a depth of 1-4 ⁇ m but in no event beyond the bottom of the trench (e.g. 1.5 ⁇ m or of the trench depth) at 1000-1150° C for 1-16 hours.
- a similar method is used in fabricating a P-channel device except that the dopant is phosphorus.
- the N+ source regions 34 are then introduced using a mask and an arsenic ion implantation (or a boron ion implantation for a P-channel device) at a dose of 1 x 10 15 to 1 x 10 16 cm -2 (e.g. 5 x 10 15 cm -3 ) at 60 to 150 keV (e.g. 90 keV). Afterward the substrate is annealed to drive the N+ source regions 34 in to a depth of 0.5-1.0 ⁇ m (typically 1.0 ⁇ m). The resulting structure is shown in Fig. 19I .
- a new mask (not shown) is formed and the shallow P+ regions 33A that are used to contact the P-body are introduced by boron implantation at a dose of 1 x 10 15 to 1 x 10 16 cm -2 (e.g. 2 x 10 15 cm -2 ) at 30-120 keV (e.g. 60 keV).
- P+ regions 33A are driven in to 0.8-2.0 ⁇ m (e.g. 1.2 ⁇ m) by an anneal process.
- shallow P+ region 33A can be formed by implanting P-type dopant through the same mask that is used in forming the contact holes for the N+ source region/P+ contact region and the deep P+ region. Although with this technique some of the P-type dopant is implanted into N+ source region 34, the level of P-type doping is not sufficient to significantly affect the concentration of N-type ions in the N+ source region.
- the Schottky metal layer 41 is then deposited.
- a metal may be evaporated, sputtered or deposited by organometallic CVD methods.
- Ti can be sputtered and then annealed. If the metal is annealed at a temperature above 500° C, metal-silicides will be formed, e.g., W-silicide, Pt-silicide, or Ti-silicide.
- a layer 200 ⁇ to 2 ⁇ m thick may be used.
- An implant of boron or phosphorus is performed either before or after the Schottky metal layer 41 is deposited to adjust the energy barrier between the Schottky metal and the underlying silicon. Implant doses ranging from 5 x 10 11 cm -2 to 1 x 10 14 cm -2 can be used for this purpose, with 1 x 10 12 cm -2 being a useful value.
- a thin oxide layer is thermally grown. Borophosphosilicate glass (BPSG) is then deposited on the surface of the structure. The BPSG is momentarily heated to around 850 to 950C to flow smoothly and flatten the surface topology of the die.
- Contact holes are etched in the oxide and BPSG layers, using a reactive ion or plasma etch, and metal layer 36 is deposited, forming contacts with the source and body regions, the deep P+ region, and the Schottky metal layer through the contact holes.
- Metal layer 36 can be aluminum containing 2% copper to prevent electromigration and 2% silicon to prevent pitting.
- Metal layer 36 can be 5000 to 4 ⁇ m thick (2.8 ⁇ m thick). This yields a MOSFET similar to MOSFET 30 shown in Fig. 4 .
- the die is then passivated with SiN or BPSG, and pad mask windows are etched to facilitate bonding.
- Figs. 21A-21D are graphs showing the dopant concentration levels in various vertical sections of the MOSFET.
- Fig. 21A shows the concentration of N-type dopant in the Schottky cell (diode D3);
- Fig. 21B shows the concentration of P-type and N-type dopant in the central region of the MOSFET cell (diode D1);
- Fig. 21C shows the concentration of P-type and N-type dopant in the channel region of the MOSFET cell; and
- Fig. 21D shows the concentration of N-type and P-type dopant in the diode cell (diode D2). In each figure the depth of the trench is indicated.
- the relative depths of the various layers represents a typical implementation but is not meant to preclude other possible depth combinations.
- the clamping diode extends deepest into the sublayer Nepi 1 but no other structure extends into the sublayer Nepi 1 .
- the other structures are localized within Nepi 2 .
- the P-body is necessarily shallower than the trench and the N+ is shallower the P-body.
- the P+ region is generally deeper than the N+ region but shallower than the P-body.
- the barrier adjust implant is the shallowest.
- Various structures may be used to insure that the breakdown of the diode cell occurs away from the trench and the gate oxide layer and also to regulate the breakdown voltage of the diode.
- MOSFET cell 150 contains no central P+ diffusion and thus is similar to MOSFET cell 35 in Fig. 4 .
- Diode cell 152 contains a P-body diffusion 154, and an N-type breakdown voltage control region 156 is formed directly beneath the P-body diffusion at the center of diode cell 152.
- the breakdown voltage of diode cell 152 is reduced locally at the center of the cell thereby insuring that this is where breakdown will occur.
- Breakdown voltage control region 156 can be formed as a part of the body diffusion or it could be implanted, for example, at a dose of 2 x 10 13 to 2 x 10 15 cm -2 and at an energy of 200 keV to 3 MeV through the metal contact layer 158 (with 1.5 MeV being typical).
- breakdown voltage control region 156 can be formed as buried layer by creating an updiffusion from the interface between N+ substrate 13 and N-epi layer 14. For example, if N+ substrate is doped with arsenic, the updiffusion could be created with phosphorus. The updiffusion could extend all the way to the P-body diffusion 154 or it could stop short of P-body diffusion 154. The important consideration is that by increasing the dopant levels in the N-epi layer at the center of diode cell 152 the breakdown voltage of the diode is reduced and the breakdown is localized in the region of the increased dopant levels.
- Fig. 22B is a graph showing the dopant concentration at the cross-section B-B' in Fig. 22A .
- the dopant of breakdown voltage control region 156 is shown by the dashed line.
- the peak dopant concentration in the breakdown voltage control region could be, for example, from 10% to 100% higher than the background level in N-epi layer 14.
- the concentration of dopant at the center of the cell allows improved current spreading.
- Fig. 23A illustrates a conventional vertical MOSFET cell 160 along with a diode cell 162.
- Diode cell 162 contains a deep central P+ diffusion 164 which forms a PN junction with N-epi layer 14.
- Fig. 23B shows how the breakdown occurs if the N-epi layer 14 is doped fairly heavily, the PN junction is well defined (deep P+ diffusion was exposed to a minimal amount of thermal processing) and includes a curved segment 166 which has a rather small radius of curvature, and the deepest point of the deep P+ diffusion 164 is well separated from the N+ substrate 13. As shown in Fig.
- the N-epi layer is doped less heavily, the deep P+ diffusion 164 extends much closer to the N+ substrate 13, and the PN junction between the P-body diffusion is less defined.
- a PIN diode is formed with the N-epi layer 14 acting as an "intrinsic layer" sandwiched between the deep P+ diffusion 164 and the N+ substrate 13.
- breakdown occurs predominately in a vertical direction. The magnitude of the breakdown voltage depends primarily on the doping concentration of the N-epi layer 14 and the width of the N-epi layer 14 between deep P+ diffusion 164 and N+ substrate 13.
- Fig. 23D shows an embodiment in which both of the effects shown in Figs. 23B and 23C are present. That is, breakdown occurs both from the effects of the radius of curvature of the PN junction between deep P+ diffusion 164 and N-epi layer 14 and the PIN diode formed by deep P+ diffusion 164, N-epi layer 14 and N+ substrate 13.
- the breakdown voltage can be controlled by varying the radius of curvature of the PN junction between deep P+ diffusion 164 and N-epi layer 14.
- Fig. 24A shows an embodiment where the P+ diffusion 174 in diode cell 170 is kept well above the bottom of the trench and yet the breakdown voltage in diode cell 170 is set at an acceptable level solely by controlling the radius of curvature of the PN junction between P+ diffusion 174 and N-epi layer 14.
- Fig. 24B The embodiment of Fig. 24B is similar but here the N-epi layer 14 is so thin that the trench extends into N-epi layer 14.
- Diode cell 176 contains a small slice of N-epi layer 14.
- the magnitude of the breakdown voltage of diode cell 176 is set by the PN junction between deep P+ region 174 and N+ substrate 13. As described above, this magnitude should be set at a voltage which is less than the thickness of the gate oxide layer (cm) multiplied by 4 MV/cm.
- the embodiment of Fig. 24C is similar, but the process of driving in the deep P+ diffusion 174 has resulted in the elimination of the P+ body contact region 178 in MOSFET cell 150. Thus the P-body region must be fully depleted of charge carriers and must be contacted, if at all, in another location of the power MOSFET.
- Diode cell 180 contains an N+ diffusion 183 and a P+ diffusion 184 which are formed at the same times, respectively, as the N+ source 186 and P+ body contact region 187 in MOSFET cell 182.
- Metal contact layer 185 contacts only the P+ diffusion 184 in diode cell 180. Since N+ diffusion 183 is essentially at the drain potential, the junction between N+ diffusion 183 and P+ diffusion 184 creates a diode in parallel with the channel of MOSFET cell 182. The characteristics of the junction between N+ region 183 and P+ region 184 set the breakdown of the diode cell 180.
- a portion 188 of the P-body diffusion can be introduced into the diode cell 180 to help shape the electric field.
- the P+ region 184 could be held back from the N+ region 183 so that P-body portion 188 is sandwiched by the N+ region 183 and P+ region 184 to form a PIN diode in diode cell 180.
- the dopant which forms the N+ source region 193 in MOSFET cell 192 is allowed to extend across the top surface of the epi layer 14 in diode cell 190, but the N+ source region 193 in MOSFET cell 192 is not electrically connected to the N+ region 195 in diode cell 190.
- the P-body region 191A and P+ body contact region 194A lie beneath the N+ region 195 in diode cell 190.
- Metal contact layer 196 does not make contact with diode cell 190.
- N+ region 195 within diode cell 190 is essentially at the drain potential, and breakdown occurs between N+ region 195 and P+ region 194, away from the sidewall of the trench.
- impurity regions formed in the MOSFET cells (182 and 192, respectively) are used to form the regions which make up the diodes in diode cells (180 and 190, respectively).
- additional implanting steps are not required.
- a zener diode is formed between N+ region 183 and P+ region 184 at the surface of the N-epi layer 14.
- a buried zener diode is formed in the diode cell 190. This may be advantageous because buried zener diodes tend to have more stable breakdown voltages than surface zener diodes. In both embodiments breakdown occurs away from the sidewall of the trench.
- Figs. 26A-26C , 27A-27D and 28 illustrate several of the numerous applications of a MOSFET according to this invention.
- Fig. 26A shows a circuit diagram of a motor driver circuit 260 containing halfbridges 270 and 280 each connected between V CC and ground.
- Halfbridge 270 includes a high-side PMOS 272 and a low-side NMOS 274.
- Halfbridge 280 includes a high-side PMOS 282 and a low-side NMOS 284.
- the push-pull output voltage is delivered to motor M at the common junctions between the PMOS and NMOS transistors.
- Each of halfbridges 270 and 280 has three states: a low state where the low-side NMOS is turned on and the high-side PMOS is turned off; a high state where the high-side PMOS is turned on and the low-side NMOS is turned off; and a third state in which both the high-side and low-side transistors are turned off and which occurs in the break-before-make (BBM) interval between the low and high states.
- BBM break-before-make
- an inductive load such as the motor M drives V out to a level above the upper supply rail V cc , and as a result the intrinsic PN diodes in the high-side transistors turn on. This condition continues until one of the transistors turns on.
- V out and the current through the diode in the high-side transistors are shown in Figs. . 26B and 26C , respectively.
- V out climbs well above V cc in a conventional MOSFET but this overshoot is limited when a Schottky diode is connected in parallel with the intrinsic PN diode in accordance with this invention.
- V out falls very rapidly (high dV/dt) and there is a large current overshoot through the diode inside the high-side transistor. This leads to the generation of ringing and noise.
- the voltage overshoot and dV/dt are reduced and the amount of noise generated is also reduced.
- the low-side NMOS transistor 272 operates in Quadrant III as a synchronous rectifier whenever the high-side PMOS transistor 274 is not conducting, i.e., the inductor 276 forces the drain of transistor 272 below ground.
- the transistor 272 containing a Schottky diode as shown, the voltage drop across transistor 272 is reduced by almost one-half as compared with the voltage drop across a transistor which does not contain a Schottky clamp diode. As a result, noise is reduced during the switching transition, and the overall efficiency of the buck converter is improved.
- Figs. 27B-27D illustrate how this occurs.
- Fig. 27B shows the current I PMOS through transistor 274, which rises rapidly when transistor is turned on.
- Fig. 27C shows the current I NMOS through transistor 272 which falls below zero (Quadrant III) in the BBM interval and overshoots when the PMOS transistor 274 is turned on.
- Fig. 27D shows V out .
- the dashed lines in Figs. 27C and 27D show the results if transistor 272 were replaced by a conventional NMOS transistor not containing a Schottky diode. The current overshoot is greater (Fig. 2C) and ringing occurs (Fig. 2D).
- both transistors within a BDS are turned on simultaneously to minimize the power loss in the BDS.
- a fault condition such as the removal of the battery that is used to power the system, only switches 284 and 288 are turned on and thus current does not flow through the channels of transistors 282 and 286.
- Including a Schottky diode in each of transistors 282 and 286 reduces the power loss in a fault condition until a specific MOSFET can be turned on.
Description
- This invention relates to power field-effect transistors and, in particular, to a metal-oxide-silicon field-effect transistor (MOSFET) in which the gate is positioned in a trench formed on the surface of the silicon.
- Trench-gated MOSFETs are a class of MOSFETs in which the gate is positioned in a trench that is formed at the surface and extends into the silicon. The gate is formed in lattice-like geometric pattern which defines individual cells of the MOSFET, the pattern normally taking the form of closed polygons (squares, hexagons, etc.) or a series of interdigitated stripes or rectangles. The current flows in vertical channels which are formed adjacent to the sides of the trenches. The trenches are filled with a conductive gate material, typically doped polysilicon, which is insulated from the silicon by a dielectric layer normally consisting of silicon dioxide.
- Two critical characteristics of a power MOSFET are its breakdown voltage, i.e., the voltage at which it begins to conduct current when in an off condition, and its on-resistance, i.e., its resistance to current flow when in an on condition. The on-resistance of a MOSFET generally varies directly with its cell density, since when there are more cells per unit area there is also a greater total "gate width" (around the perimeter of each cell) for the current to pass through. The breakdown voltage of a MOSFET depends primarily on the doping concentrations and locations of the source, body and drain regions in each MOSFET cell.
- The MOSFET is typically formed in a lightly-doped epitaxial layer of silicon which is grown on a heavily-doped silicon substrate. The gate trenches normally extend into the epitaxial layer and are frequently rectangular, with flat bottoms bounded by corners. This configuration creates a problem in that, when the MOSFET is turned off, the electric field reaches a maximum near the corners of the gate trenches. This can lead to avalanche breakdown and impact ionization near the surface of the gate oxide, with the consequent generation of carriers. If the carriers are generated within a mean free path of the interface between the silicon and the gate oxide, they may have sufficient energy to pass through the interface and become injected into the gate oxide layer. Carriers that are able to surmount the silicon/silicon dioxide energy barrier are often referred to as "hot carriers." Hot carrier injection can ultimately damage the gate oxide layer, causing changes in threshold voltage, transconductance or on-resistance, and thereby impair or destroy the MOSFET.
-
U.S. Patent No. 5,072,266 to Bulucea et al. teaches a technique of suppressing voltage breakdown near the gate by the formation, in the MOSFET cell, of a deep central body diffusion that extends below the bottom of the trenches. This deep central diffusion shapes the electric field in such a way that breakdown occurs in the bulk silicon away from the gate, in a location which prevents hot carriers from reaching the gate oxide layer. A cross-sectional view of a MOSFET in accordance withU.S. Patent 5,072,266 is shown inFig. 1A , which illustrates aMOSFET cell 10 containing a trenchedgate 11, anN+ source region 12, an N+ substrate (drain) 13, an N-epitaxial layer 14, and a deepcentral P+ diffusion 15. Note that the lowest point ofP+ diffusion 15 is below the bottom ofgate 11. A plan view ofMOSFET cell 10 in a conventional lattice containing other similar MOSFET cells is shown inFig. 1B . The protectivedeep P+ region 15 is shown at the center of each square cell, surrounded by theN+ source region 12 and thegate 11. Four complete cells are shown inFig. 1B . The doping ofdeep P+ diffusion 15 is greater than the doping of P-body 16 in the region of the channel, designated by the dashed line andreference numeral 17. As a result, the distance YS between the gate trenches must be maintained at or above a minimum value. Otherwise, the deep P+ dopant will diffuse into thechannel 17 and raise the threshold voltage Vtn of the device. The value of Ys, along with the thickness of the gate, defines the cell density and helps to determine the on-resistance of the MOSFET. - To fabricate an extremely low voltage, low on-resistance power MOSFET, the dimensions of the device are generally scaled down. In particular, the cell density is increased and the epitaxial layer is made thinner, even to the point that the gate trenches may extend into the heavily-doped substrate. Such a MOSFET is illustrated as
MOSFET 20 inFig. 2A . - This creates an entirely new set of design criteria. Referring to
Fig. 2A , since thecorners 21C of thegate trenches 21 are surrounded by theN+ substrate 13, the electric field at these locations drops entirely across the gate oxide layer. While the formation of hot carriers in the silicon may be lower, the high electric field on the gate oxide layer may still lead to device degradation or damage. In one condition, when the gate is biased at essentially the same potential as the source and body (i.e., the device is turned off), a serious concern is that the gate oxide layer at the bottom of the trenches must support the entire voltage across the device. Compared to the embodiment ofFig. 1A , there is no epitaxial layer to absorb a portion of this voltage difference. - An equivalent circuit for
MOSFET 20 is shown inFig. 2B . Diode DDB represents the PN junction between N-epitaxial layer 14 and P-body region 22, and capacitor CGD represents the capacitor across thegate oxide layer 21A. - In the foregoing discussion it has been assumed that the MOSFET was operating in "Quadrant I", wherein (in an N-channel device) the drain is biased positive relative to the gate and the parasitic body/drain diode (represented by diode DDB) is reverse-biased. A MOSFET can also be operated in "Quadrant III" with the source biased positive with respect to the drain and the parasitic diode forward-biased. In this condition, if the gate is turned off, diode DDB presents a large (typically around 700 mV) voltage drop and stores a large number of minority carriers. This slows the diode's turn off time when the MOSFET returns to Quadrant I operation.
-
Figure 3 illustrates current and voltage waveforms which illustrate the basic reverse recovery problem in conventional silicon PN diodes. During interval Δt1, the drain voltage VD is negative and the diode DDB is forward biased to some predetermined current density and forward voltage drop. During interval. Δt2, as VD goes positive the current through the junction of diode DDB decreases at a predetermined slew rate dI/dt. Eventually, in interval Δt3 the polarity of the current in diode DDB reverses because its cathode has become more positive than its anode. Since the charge that was stored in diode DDB has not fully been removed, however, diode DDB continues to conduct (in a reverse direction) even though it is reverse-biased. Eventually, the stored charge will be removed (either by recombination or diffusion) and diode DDB will "recover", i.e. stop conducting. The term "reverse recovery" refers to this temporary operating condition wherein current is flowing in a device biased into an reverse polarity. - At the onset of interval Δt4, magnitude of the reverse current through diode DDB reaches a peak and begins to decline. At the same time, the reverse voltage across diode DDB begins to rise sharply. The simultaneous presence of substantial voltage and conduction current in diode DDB leads to a power loss and undesirable heating in the diode itself. In a actual application heat generated in the diode is lost power no longer available to do work in the system, and a decrease in efficiency results. The rapid change in voltage likewise produces electrical noise which can be coupled into other parts of the circuit or system. Finally, during interval ΔtS, as a result of stray inductance the voltage across diode DDB overshoots the supply voltage VCC. This can lead to oscillations, noise, further power loss or even avalanche breakdown.
-
U.S. 5,614,749 discloses a silicon carbide trench MOSFET chart includes a gate electrode in a first trench extending from a surface of a source region to reach a drift layer and a Schottky electrode disposed on an inner surface of a second trench having a greater depth than the first trench.U.S. 5,396,085 discloses a silicon carbide switching device that includes a three-terminal interconnected silicon MOSFET and silicon carbide MESFET (or JFET) in a composite substrate of silicon and silicon carbide. For three terminal operation, the gate electrode of the silicon carbide MESFET is electrically shorted to the source region of the silicon MOSFET, and the source region of the silicon carbide MESS is electrically connected to the drain of the silicon MOSFET in the composite substrate. Accordingly, three-terminal control is provided by the source and gate electrode of the silicon MOSFET and the drain of the silicon carbide MESPET (or JFET). The switching device is designed to be normally-off and therefore blocks positive drain biases when the MOSFET gate electrode is shorted to the source electrode.U.S. 5,111,253 discloses a semiconductor power switching device comprising a multicellular FET structure with a Schottky barrier diode structure interspersed therewith with at least some of the PET cells being free of Schottky barrier portions. -
EP A 0746029 discloses an accumulation-mode power MOSPET that includes a PN junction connected in parallel with the current path through the accumulation-mode MOSYST. The diode is designed to have a breakdown voltage was causes the diode to break down before the oxide layer surrounding the gate can be ruptured or otherwise damaged when the MOSFET is in an off condition.EP A 0746030 disclosed a power MOB PET with a trenched gate that defines a plurality of MOSFET cells. A protective diffusion forms a diode that is connected in parallel with the channel regions tin each of the MOSFET cells and prevents impact ionization and the resulting generation of carriers near the corners of the gate trench, which can damage or rupture the gate oxide layer. The diode can be designed to have a breakdown voltage which limits the strength of the electric field across the gate oxide layer. - It would therefore be useful to provide a MOSFET that breaks down at a well-defined voltage and at a location away from the trench when it is operating in Quadrant I and that exhibits a minimal voltage drop and charge storage characteristic when it is operating in Quadrant III.
- The present invention relates to a trench-gated MOSFET semiconductor device as recited in claims 1-13, to an accumulation-mode MOSFET as recited in claims 14-21; to a motor driver circuit as recited in claims 22-24; to a buck converter as recited in claims 25-26; and to a circuit as recited in claim 27. In particular, the trench-gated MOSFET of this invention is formed in a semiconductor chip which includes a substrate alone or in combination with an overlying epitaxial layer. The gate of the MOSFET is formed in a pattern of trenches which extend downward from the surface of the chip. The MOSFET includes a source region of a first conductivity type, a body region of a second conductivity type, and a drain region of the first conductivity type, which are arranged vertically along a side wall of the trench. The gate trenches may extend into the epitaxial layer (if any), or through the epitaxial layer into the substrate.
- In one group of embodiments, the MOSFET is formed as a plurality of cells which are defined by the gate trenches. The cells may be of any shape. For example, the MOSFET cells may be in the form of a square or hexagon or a series of parallel stripes or rectangles.
- In accordance with this invention, in these embodiments there are created in the chip a plurality of cells which contain MOSFETs (MOSFET cells) as well as two additional types of cells which overcome the problems described above, referred to respectively as "diode cells" and "Schottky cells". The diodes cells contain a PN diode and the Schottky cells contain a Schottky diode. The PN diodes and Schottky diodes are connected in parallel with the channels in the MOSFET cells, with the anodes of the PN and Schottky diodes tied to the anodes of the parasitic diodes in the MOSFET cells and the cathodes of the PN and Schottky cells tied to the cathodes of the parasitic diodes.
- Each diode cell contains a protective diffusion of the second conductivity type, which forms a PN junction with first conductivity material in the epitaxial layer or substrate. This PN junction functions as a diode. A metal layer ties the protective diffusion (i.e., one terminal of the diode) to the source regions of the MOSFET cells such that the diode is connected in parallel with the channels of the MOSFET cells.
- The protective diffusion of second conductivity type operates to reduce the strength of the electric field across the gate oxide and at the corners of the trenches and limits the formation of hot carriers in the vicinity of the trench, particularly in embodiments wherein the trenches extend into the epitaxial layer. The diode operates as a voltage clamp and thereby limits the voltage across the gate oxide layer, particularly in embodiments wherein the trenches extend into the substrate and the gate oxide must support substantially the entire voltage drop across the MOSFET.
- Each Schottky cell contains a Schottky diode. The Schottky diode is formed at the surface of a mesa between first and second portions of the gate trench. The mesa is doped with atoms of a first conductivity type. A gate electrode material is disposed in the trenches, which are lined with a dielectric layer to insulate the gate electrode from the mesa. A metal layer overlies a surface of the mesa, and a rectifying (or Schottky) barrier is formed at the junction between the metal layer and the surface of the mesa. The Schottky metal is tied to both a terminal of the protective diode and to the source regions of the MOSFET cells. When the Schottky diode is forward biased, a current flows vertically through the mesa.
- Conventional Schottky diodes are notoriously "leaky" when they are reverse-biased. This is primarily due to the lowering of the barrier at the interface between the semiconductor material and the Schottky metal. To avoid this problem, in the Schottky cell the trenched gate is used to electrostatically shield the Schottky interface from barrier lowering. In the presence of a reverse voltage, the MOS structure pinches off (i.e. fully depletes) the regions between the trenches before the barrier lowering has a pronounced effect on leakage. The conductive material which fills the trenches in the Schottky cell may or may not be shorted to the Schottky metal.
- In one embodiment, there are a selected number of diode cells (N) and a selected number Schottky cells (M) for a given number of MOSFET cells in a repetitive pattern across the MOSFET. In some embodiments M equals N. The number of diode and Schottky cells per MOSFET cells is determined by the design criteria of the MOSFET. In general, for example, MOSFETs which are expected to experience breakdown more often or more severely will require a greater proportion of diode cells.
- When the MOSFET is turned on, practically all of the current flows through its channel whether the MOSFET is operating in Quadrant I or Quadrant III. When the channel is turned off and the MOSFET is operating in Quadrant I, any breakdown occurs at a voltage which is determined by the avalanche breakdown voltage of the PN diode in the diode cells. This breakdown occurs at a location that is typically near the center of the diode cells and in any event away from the gate oxide lining the trenches. The diode cells are designed such that breakdown occurs at the voltage level and location described above. The Schottky cells do not break down. Thus the diode cells in effect clamp both the MOSFET cells and the Schottky cells when the device is operating in Quadrant I.
- When the channel is turned off and the MOSPET is operating in Quadrant III most of the current flows through the Schottky cells. This occurs because the voltage drop across the forward-biased Schottky diode is generally several hundred millivolts lower than the voltage necessary to create a current flow across either the PN junction in the diode cells or through the parasitic body/drain diode in the MOSFET cells. The storage of charge in the diode cells and in the MOSFET's parasitic diode is sharply reduced. Thus the Schottky cells in effect clamp both the MOSFET Cells and the diode cells when the device is operating in Quadrant III.
- In other embodiments that do not form part of the claimed invention a MOSFET includes a Schottky diode connected in parallel with the channel but the Schottky diode is not positioned within a "cell" of the MOSFET. Similarly, the PN diode need not be formed within a cell.
- The invention also comprises various techniques for controlling the breakdown voltage of the diode cell. In one embodiment, a breakdown voltage control region having a dopant concentration of the first conductivity type greater than the background dopant concentration of the epitaxial layer is formed in the diode cell. The region is preferably located at center of the diode cell and can be formed by implanting dopant through the top surface of the epitaxial layer or by updiffusing dopant from the interface between the epitaxial layer and the substrate.
- Another technique for controlling the breakdown voltage of the diode cell involves providing a curved segment in the PN junction between the protective diffusion of the second conductivity type and the epitaxial layer and establishing a selected radius of curvature the curved segment so as to control the breakdown voltage of the diode cell. In general, reducing the radius of curvature of the curved segment reduces the breakdown voltage. Moreover, the distance which separates the protective diffusion from the substrate also can be used to determine the breakdown voltage of the diode cell, since the protective diffusion, the substrate and the intervening portion of the epitaxial layer form a PIN diode whose breakdown is primarily a function of the width and dopant concentration of the intervening portion of the epitaxial layer.
- In additional embodiments a zener diode is formed in the diode cell, preferably by continuing into the diode cell the diffusions that are used to form the source and body in the MOSFET cell. In one group of embodiments a zener diode is formed near the surface of the epitaxial layer; in another group of embodiments a buried zener diode is formed in the diode cell.
-
-
Fig. 1A illustrates a cross-sectional view of a conventional trench-gated MOSFET containing a deep central diffusion to reduce the electric field at the corners of the trenches. -
Fig. 1B illustrates a top view of the MOSFET cell ofFig. 1A in a lattice containing other similar MOSFET cells. -
Fig. 2A illustrates a cross-sectional view of a conventional trench-gated MOSFET without a deep central diffusion and wherein the trenches extend into the substrate. -
Fig. 2B illustrates an equivalent circuit diagram for the MOSFET ofFig. 2A . -
Fig. 3 is a graph showing how reducing the charge storage in a diode decreases the peak and duration of the reverse current. -
Fig. 4 illustrates a cross-sectional view of a first embodiment of this invention including an N-channel MOSFET cell, a diode cell and a Schottky cell. -
Fig. 5 illustrates an equivalent circuit of the embodiment shown inFig. 4 . -
Fig. 6A illustrates a graph showing the operation of the diode cell and Schottky cell. -
Fig. 6B illustrates a graph showing the current/voltage characteristics of the diode and Schottky cells, respectively. -
Fig. 7 illustrates a cross-sectional view of an alternative embodiment of a Schottky cell that does not form part of the claimed invention. -
Fig. 8 illustrates a oroas-sectional view of an alternative embodiment of a MOSFET containing an accumulation mode MOSFET (ACCUFET). -
Fig. 9 illustrates a cross-sectional view of an alternative embodiment containing a narrow or fully depleted trench MOSFET in which the trenches extend into a heavily doped buried layer. -
Fig. 10A illustrates a cross-sectional view of an alternative embodiment in which the trenches extend into the substrate. -
Fig. 10B illustrates an equivalent circuit for the embodiment ofFig. 10A . -
Fig. 11 illustrates a top view of a square-cell MOSFET in accordance with this invention. -
Fig. 12 illustrates an expanded view of a portion ofFig. 11 . -
Fig. 13 illustrates a top view of a striped-cell MOSFET in accordance with this invention. -
Figs. 14, 15 ,16 and 17 illustrate cross-sectional views of several embodiments in which the trenches extent into the heavily doped substrate. -
Figs. 18A and18B illustrate cross-sectional and top views, respectively, of an embodiment, which includes a wide protective cell. -
Figs. 19A-19K illustrate the steps of a process of fabricating a MOSFET of the kind shown inFig. 4 . -
Figs. 20A and20B show a flowchart summarizing the process shown inFigs. 19A-19K . -
Figs. 21A-21D show graphs of the dopant concentrations at various vertical sections of the MOSFET. -
Fig. 22A illustrates an embodiment wherein a breakdown voltage control region having a dopant concentration higher than that of the epi-layer is implanted in the diode cell. -
Fig. 22B illustrates a graph showing the dopant concentrations in the embodiment ofFig. 22A . -
Fig. 23A illustrates a embodiment wherein the diode cell contains a deep diffusion which forms a curved junction with the background doping in the epi layer. -
Figs. 23B-23D illustrate how the curvature of the deep diffusion and the proximity of the deep diffusion to the substrate can be used to control the breakdown voltage of the diode cell. -
Fig. 24A illustrates an embodiment wherein the diffusion in the diode cell is maintained at a level above the bottom of the gate trench of the MOSFET. -
Fig. 24B illustrates an embodiment similar to that shown inFig. 24A except that the gate trench extends into the substrate. -
Fig. 24C illustrates an embodiment similar to that shown inFig. 24B except that the body region in the MOSFET cell does not reach the surface of the epi layer. -
Fig. 25A illustrates an embodiment wherein the diode cell contains a zener diode near the surface of the epi layer. -
Fig. 25B illustrates an embodiment wherein the diode cell contains a buried zener diode. -
Fig. 25C illustrates a plan view of the embodiment shown inFig. 25B . -
Fig. 26A illustrates a circuit diagram of a pulse width modulated (PWM) motor drive containing MOSFETs in accordance with this invention. -
Figs. 26B and26C are graphs of the output voltage and diode current which illustrate the operation of the PWM motor drive ofFig. 26A -
Fig. 27A illustrates a circuit diagram of a synchronous buck converter containing MOSFETs in accordance with this invention. -
Figs 27B, 27C and 27D are graphs of the current through the NMOS and PMOS transistors and the output voltage which illustrate the operation of the synchronous buck converter ofFig. 27A . -
Fig. 28 illustrates a circuit diagram of a multiplexed battery supply circuit containing a pair of MOSFETs in accordance with this invention. -
Fig. 4 shows a cross-sectional view of a trench-gatedMOSFET 30 in accordance with this invention.MOSFET 30 is formed in N-epitaxial layer 14, which is grown on the top surface ofN+ substrate 13. N-epitaxial layer 14A includes two sublayers: a layer Nepi1 and a layer Nepi2, with Nepi1 being doped more heavily than Nepi2. Agate 31, includingsegments trench 32.Gate 31 is separated from the semiconductor material by anoxide layer 32A. AMOSFET cell 35 ofMOSFET 30, located betweengate segments body region 33, a shallowP+ contact region 33A, and anN+ source region 34. Ametal layer 36 makes contact with and forms a short between P-body region 33 andN+ source region 34. -
N+ substrate 13 serves as the drain ofMOSFET 30 and may be contacted from the bottom. Alternatively, a submerged N+ layer instead of the N+ substrate could be used as the drain, and the drain could be contacted from the top side of the structure by means of, for example, an N+ sinker region and a top side contact. - In a neighboring
cell 37, betweengate segments deep P+ diffusion 38 is formed.Diffusion 38 forms aPN junction 39 with N-epitaxial layer 14.Metal layer 36 forms an ohmic contact withprotective diffusion 38, and thusPN junction 39 represents a diode which is connected in parallel with the channel ofcell 35. The ohmic contact to thep+ diffusion 38 need not be truly ohmic since the surface concentration of thediffusion 38 is sufficiently high that quantum mechanical "tunneling" conduction will occur even if the respective work functions of the metal and silicon result in an energy barrier. -
MOSFET 30 also includes aSchottky cell 40, which is located betweengate segments 31C and 31D.Schottky cell 40 includes a Schottky metal layer 41 (e.g., titanium or titanium silicide) which forms a rectifyinginterface 42 with N-epitaxial layer 14.Interface 42 is at the top surface of amesa 43. -
MOSFET 30 also includes aSchottky cell 44 similar toSchottky cell 40 and adiode cell 45 similar todiode cell 37. - Referring first to
diode cell 37,protective diffusion 38 limits the maximum voltage and therefore the strength of the electric field and resulting carrier formation near the corners oftrench 32, and thereby eliminates the need for a deep central diffusion inMOSFET cell 35. With no deep central P+ diffusion, the dimensions ofMOSFET cell 35 may be substantially reduced and the cell density ofMOSFET 30 may be significantly increased. For example, the width of each side ofN+ source region 34 may be reduced to about 1.0µm, and the width of the contact betweenmetal layer 36 and the P+ contact region for P-body 33 may be reduced to about 1.0µm, so that the total width betweentrenches 32 may be on the order of 3.5µm, although in practice the total width betweentrenches 32 might be set at 5.0µm. This compares with a minimum width of about 8.0µm for a MOSFET cell which contains a deep central diffusion (seeFig. 1A ). - As described below, the dopant concentration in the sublayer Nepi1 is set to optimize the breakdown voltage of diode D2, which is determined by the dopant concentrations on either side of the
PN junction 39. The dopant concentration of Nepi1 is typically higher than the dopant concentration of Nepi2, thus helping to assure that diode D2 breaks down before diode D1, which is formed at the junction of the P-body 33 and the sublayer Nepi2 inMOSFET cell 35. - Referring to the
Schottky cell 40, thegate segments 31C and 31D surround theSchottky interface 42 at a well defined pitch to guarantee full depletion of the silicon inmesa 43 at high reverse biases. A major disadvantage of conventional Schottky diodes is their relatively high offstate leakage current, which is typically orders of magnitude higher than the leakage current of a PN junction diode. Moreover, the leakage current in a Schottky diode is strongly dependent on voltage, as a consequence of reverse-voltage-induced barrier-lowering at the rectifying metal-semiconductor interface (sometimes referred to as the "Schottky interface"). Unfortunately, using a different Schottky barrier metal to adjust the barrier height and thereby reduce current leakage increases the on-state forward voltage drop across the diode, resulting in a difficult tradeoff between on-state and off-state characteristics. The well known equation
where the work function as given by
highlights the tradeoff since the work function is a function of the reverse-voltage Vr. In this equation, q is the charge of an electron (1 x 10-19 coulombs), ND is the net doping, Vbi is the built-in potential of the metal/semiconductor interface, Vr is the applied reverse bias, ε s is the permittivity of the semiconductor. - In
Schottky cell 40gate segments 31C and 31D along with thegate oxide layer 32A form facing MOS capacitors, and pinch-off (i.e. the full depletion) of themesa 43 between the facing MOS capacitors electrostatically shields the Schottky interface from the barrier lowering effect. The MOS sandwich is like a vertical channel version of a dual gate JFET (except that an MOS capacitor forms the depletion region rather than a reverse biased PN junction) or a fully depleted SOI MOSFET. - The three types of diodes-namely, the P-body to N-epi PN junction, the deep P+ to N-epi avalanche clamping diode, and the metal to N-epi Schottky diode-are in parallel, meaning that all three share the N-epi as a common cathode. Despite their dissimilar anode materials the aluminum metal shorts their anodes (albeit with some resistance). As parallel diodes, all three are forward biased whenever the anode is more positive than the drain (cathode) and reverse-biased whenever the anode is more negative than the drain. Since an N-channel MOSFET is (normally) operated with its N+ drain more positive than its P-type body (i.e. reverse biased), the direction of diode conduction is opposite that used for MOSFET operation. In other words the parallel combination of diodes are "antiparallel" to the MOSFET. Therefore all three diodes are normally reverse-biased together in Quadrant I and are all forward biased together in Quadrant III. Since the diodes are in parallel, the lowest voltage diode always conducts the majority of the current, as long as the MOSFET is off. In Quadrant I the lowest breakdown diode should carry the current. In Quadrant III the lowest forward voltage diode should carry the current.
-
Schottky metal layer 41 is in contact withmetal 36. Consequently, the Schottky diode inSchottky cell 40 is connected in parallel with both the PN diode represented byinterface 39 indiode cell 37 and the parasitic diode represented by the interface between P-body region 33 and N-epitaxial layer 14 inMOSFET cell 35. -
Fig. 5 is an equivalent circuit diagram ofMOSFET 30. Diode D1 represents the parasitic diode withinMOSFET cell 35, diode D2 represents the PN diode indiode cell 37, and diode D3 represents the Schottky diode inSchottky cell 40. -
Fig. 6A shows on a current vs. voltage graph the regions in which diodes D2 and D3 are operative. The vertical axis is IDS, the current flowing between the drain and source terminals ofMOSFET 30, and the horizontal axis is VDS, the voltage across the drain and source terminals. In Quadrant I, where both IDS and VDS are positive, diode D2 is operative. Diodes D1, D2 and D3 are reverse-biased and diode D2 breaks down at a predictable level and at a location indiode cell 37 away from the gate oxide layer, thereby protectingMOSFET 30 from the damaging effects of hot carrier injection into the gate oxide. Diode D2 is designed to break down at a positive voltage VDS which is lower than the breakdown voltage of either diode D1 or diode D3. In Quadrant III, where both IDS and VDS are negative, Schottky diode D3 is operative. Diodes D1, D2 and D3 are forward-biased, and Schottky diode D3 conducts most of the current since its forward voltage drop is substantially (e.g., several hundred millivolts) lower than the forward voltage drops of either diode D1 or diode D2, both of which are PN diodes. Since diodes D1 and D2 carry very little current, there is very little charge storage near the PN junctions of these diodes. Thus when VDS returns to Quadrant I the reverse recovery problem described above is greatly , alleviated. - The above conditions apply when
MOSFET 30 is turned off, i.e., the gate is biased below threshold voltage. WhenMOSFET 30 is turned on, practically all of the current flows through its channel, and the level of IDS is determined by the on-resistance ofMOSFET 30, along with the impedance of other elements of the circuit into whichMOSFET 30 is connected. -
Fig. 6B shows a graph of IDS vs. VDS at gate voltages VG1, VG2 and VG3. In all cases the MOSFET is clamped in Quadrant I at BVD2, the breakdown voltage of diode D2. In Quadrant III the MOSFET is clamped at VD3, the forward voltage drop across diode D3. -
MOSFET 30 is shown inFig. 4 with thegate segments Schottky metal 41 or themetal layer 36. It should be understood, however, that whenMOBVET 30 is turned off its source and gate terminals are typically shorted together and thus thegate segments Schottky metal 41 and themetal layer 36. According to an embodiment that does not form part of the claimed invention,Schottky cell 40 can be fabricated as shown inFig. 7 , with theSchottky metal 41 filling the gate trenches and with metal layer 36 (not shown) contactingSchottky metal 41. As an alternative, the gate polysilicon in any Schottky portion of the device (if located in a common region) can be shorted to the Schottky anode or the MOSFET source, while the MOSFET gate still connects to a bonding pad. If the Schottky diodes are distributed throughout the MOSFET cells uniformly (as the avalanche clamping diodes are) then it may be difficult to contact their gates uniquely and their gates are best tied to the gate pad. -
Fig. 8 shows a crose-sectional view of an accumulation mode field-effect transistor 50 which contains aFET cell 51. Accumulation mode FETs, sometimes referred to as "ACCUFETS", are trench-type MOSFETs which contain no body region and hence no PN junctions. Themesa 53 between the trenchedgate segments mesa 53 and the N+ substrate which functions as a "drain". -
ACCUPBT cell 51 is turned off when the gate voltage is equal to the source voltage (i.e., VGS = 0). If VGS is increased, the depletion regions surrounding thegate segments N+ source 52 and thesubstrate 13. With further increasing VGS the depletion regions continue to contract until eventually accumulation regions are formed adjacent the trenches, enhancing channel conduction and further lowering the on-resistance of the device. The operation ofACCUFET cell 51 is further described inEP A 0 746 029U.S. Patent No. 4,903,189 to Ngo et al. ; B. J. Baliga et al., "The Accumulation-Mode Field-Effect Transistor: A New Ultralow On-Resistance MOSFET", IEEE Electron Device Letters, Vol. 13, No. 8, August 1992, pp. 427-429; and T. Syau et al., "Comparison of Ultralow Specific On-Resistance UMOSFET Structures: The ACCUFET, EXTFET, INVFET, and Conventional UMOSFET's", IEEE Electron Device Letters, Vol. 41, No. 5, May 1994, pp. 800-808. - One of the principal problems with ACCUFETs has been their inability to withstand high voltages when they are in an off condition. In this condition, practically the entire voltage drop across the device is taken up in the space between the bottom of the
gate epitaxial layer 14 beneath the trench). Unless this voltage is limited in some way, it may rupture the gate oxide layer. When the gate oxide layer has been ruptured, the device is generally destroyed beyond repair. - The PN diodes within
diode cells ACCUFET 50 reaches a level which would rupture the gate oxide layer.Schottky cells diode cells - To obtain the lowest on-state voltage drop across an ACCUFET or across a trench-gated Schottky diode, the trenches should extend into the heavily-doped substrate or an updiffusion therefrom. Growing a gate oxide in such a degenerately doped material (with a resistivity typically in the range of 2mΩ-cm) suffers from the formation of weak spots in the gate oxide arising from thin or improper atomic arrangements in the oxide where it is thermally grown over the crystalline defects in the degenerately doped material. By forming via ion implantation a heavily-doped buried layer that extends into the substrate and into which the trenches extend a low resistance path is established without resulting in oxide defects of the kind referred to above. Such an embodiment is shown in
Fig. 9 , whereMOSFET 55 contains an N+ buriedlayer 56 which overlaps theN+ substrate 13.MOSFET 55 containsMOSFET cells diode cells Schottky cells Fig. 8 . -
Fig. 10A illustrates an alternative form of MOSFET cell that can be used in embodiments of this invention.MOSFET 60 which includes aMOSFET cell 61 that is similar to the cell shown inFig. 2A . That is,trenches 63 extend through the N-epitaxial layer 14 and into theN+ substrate 13, andcell 61 does not include a central deep P+ diffusion. In anadjacent cell 62, aprotective P+ diffusion 64 is formed, with the lower junction ofdiffusion 64 reaching the top surface ofN+ substrate 13. -
Fig. 10B illustrates an equivalent circuit forMOSFET 60. Since the corners oftrench 63 are located in theN+ substrate 13, which being heavily-doped cannot support a strong electric field, the problem of the electric field at the corners of the trenches is largely eliminated. Instead, the critical factor becomes the strength of the electric field between thegate 65 and theN+ substrate 13, i.e., across thegate oxide layer 65A. This location is represented by a capacitor CGD inFig. 10B . The PN junction between P-body region 22 and N-epitaxial layer 14 is represented by a diode DDB, and the PN junction betweenP+ diffusion 64 andN+ substrate 13 is represented by a diode DP+/N+. As shown, both diode DDB and diode DP+/N+ are connected in parallel with the channel ofMOSFET cell 61. -
Fig. 11 shows a top view of a MOSFET in accordance with this invention. The MOSFET cells are labeled "M", the diode cells are labeled "D", and the Schottky cells are labeled "S". Note thatFig. 11 is not drawn to scale. In actual embodiments the dimensions of the different types of cells-including squares, rectangles, hexagonals or stripes, among others (even circles or triangles are possible although not area efficient)-may vary in a single device. Similarly, inFig. 11 there is one diode cell and one Schottky cell for every ten MOSFET cells (total of twelve cells), but these ratios can vary according to the particular demands of the device. -
Fig. 12 shows a top view of three of the cells shown inFig. 11 (one MOSFET cell, one diode cell, and one Schottky cell). YS represents the distance between the trenched gates and YG represents the cross-sectional width of the trench (not to be confused with the gate width W around the perimeter of the cell). It is assumed in this example that the dimensions of the cells are the same. The following equation gives the total area A of n total cells (including MOSFET, diode and Schottky cells): - Assuming that there is one diode cell and one Schottky cell for every n total cells, there are n-2 MOSFET cells. The total gate width W in the n cells is equal to:
Accordingly, the area-to-width ratio A/W (a figure of merit indicating how effectively a gate width W is packed into an area A) equals:
or, more generically, if every n total cells has one diode cell and m Schottky cells then the MOSFET perimeter figure of merit equals - Thus the ratio A/W for a MOSFET which contains diode and Schottky cells is increased by the factor n/(n-2) for m=1, as compared with a conventional MOSFET. This "penalty" factor, which arises from the fact that the diode and Schottky cells carry no MOSFET channel current, decreases approaching unity as n increases. The penalty is counterbalanced by the increased total gate width (and hence current-carrying capacity) which is obtained by increasing the cell density of the device. Generally, n is determined by the frequency or intensity with which the MOSFET is expected to break down. Devices which are expected to break down more frequently or carry high avalanche current densities will generally require a lower n, i.e., there must be a greater number of clamping diode cells relative to the total number of cells. In the extreme case where two of every three cells are inactive (i.e., diode or Schottky) cells, n = 3 and n/n - 2 = 3, the efficiency benefits of this structure are somewhat limited. On the other hand, if only two of every 21 cells is a diode or Schottky cell, for example, n = 21 and n/n -2 = 21/19, representing virtually no penalty for the inactive cells.
- In conclusion, the regularly distributed inclusion of non-active deep P+ and trench-gated Schottky cells in a vertical trench FET provides a voltage clamping feature which limits the carrier generation rate and electric field at the corners or in the vicinity of the trench gate. The reliability and survivability of the device in the presence of electrical overstressing is thereby improved without limiting on-resistance or cell density. When the device is operated in Quadrant III, the forward voltage drop across the device is lowered, reducing power dissipation and the quantity of stored charge at the PN junctions in the diode and MOSFET cells. As a result, the peak reverse recovery currents and reverse recovery times are decreased, resulting in reduced energy losses when the device transits from Quadrant III to Quadrant I operation. As previously described, as the number of clamping diode cells is increased the avalanche current handling capability of the device is adjusted. In a similar manner, increasing the number of Schottky diode cells increases the current handling capability of the Schottky diode and decreases its resistance.
- The current density of the Schottky diodes is given by their current divided by the total area of the Schottky cells, i.e.:
which should be in the range of several hundred amperes per cm2. In many inductive load applications the current in quadrant III (Schottky) must instantaneously equal the MOSFET current in quadrant I at the instant of switching, i.e.,Iquadrant III=Iquadrant I. - The deep P+ region need not extend to the trench edge but may be made smaller than its cell geometry if desired. Likewise, the deep P+ region need not extend below the trench if the trench overlaps the N+ substrate, in which case a PIN diode may be formed between the deep P+ region and the N+ substrate (see
Fig. 16 ). A graph showing the breakdown voltage of a PIN diode (such as diode D2 inFig. 16 ) as a function of the doping concentration and width of the intermediate or "intrinsic" region is provided in S.M. Sze, Physics of Semiconductor Devices, Second Edition, John Wiley & Sons (1981), p. 105, Fig. 32. -
Fig. 13 illustrates a top view of an alternative MOSFET in which the cells are in the form of stripes. InMOSFET 80,cells cell 84 is a Schottky cell andcell 85 is a diode cell. Each of cells 81-83 contains aP+ contact region 87 and anN+ source region 88. Contact holes 89, two of which are shown inFig. 13 , are used to provide contact between a metal layer (not shown) andP+ region 87 andN+ source region 88 in MOSFET cells 81-83, an N-epi region inSchottky cell 84, andP+ region 86 indiode cell 85. Contact holes 89 may be arranged in a variety of patterns over cells 81-85 but are generally repeated for maximum contact area. Alternatively, the contact may be in the form of a continuous stripe. Acontact hole 90 for making contact withgate 91 is also shown. AgainFig. 13 is not drawn to scale. - Another use of the P+ diode cell is to clamp the drain voltage so as to protect the gate oxide layer from overstress due to excessive electric fields between the gate and the N+ substrate. This situation arises particularly in embodiments where the trench gate extends into the substrate and the gate oxide layer at the bottom of the trench is therefore exposed to the entire voltage difference between the gate and substrate. Silicon dioxide is capable of withstanding a voltage equal to about 8 MV/cm. Using a safety factor of 50%, the industry generally considers the maximum voltage that may be applied across a gate oxide layer to be XOX·4MV/cm, XOX being the thickness of the gate oxide in centimeters. Accordingly, the breakdown voltage of the diode that is formed by the protective P+ diffusion should be no greater than XOX·4MV/cm. For example, with an oxide layer having a thickness of 400Å, the oxide layer will rupture at about 32V, and for reliable operation the maximum voltage should be limited to 16V
-
Figs. 14-16 illustrate cross-sectional views of several alternative embodiments in accordance with the invention.Fig. 14 shows aMOSFET 92 in which the trenches extend into theN+ substrate 13. A thin layer of N-epitaxial layer remains in theMOSFET cells 93, while indiode cell 94 the protective P+ diffusion reaches the top surface ofN+ substrate 13. In theMOSFET 100 shown inFig. 15 , the P-body regions in theMOSFET cells 101 extend to the top surface of theN+ substrate 13, and none of the N- doped region ofepitaxial layer 14 remains. In theMOSFET 110 shown inFig. 16 , a thin section of theepitaxial layer 14, doped P- or N-, remains in each of theMOSFET cells 111 and thediode cell 112. - In
Figs. 14-16 , diode D1 represents the PN junction within the MOSFET cells, diode D2 represents the PN junction in the protective diode cells, and a capacitor C1 represents the gate oxide layer abutted by the gate and the N+ substrate. In all three cases the relationship BVD2 < 50% · BVC1 should hold, where BVD2 is the breakdown voltage of diode D2 and BVC1 is the breakdown voltage of capacitor C1. Also, the breakdown voltage of diode D2 is less than the breakdown voltage of diode D1 in each case. -
MOSFET 120, shown inFig. 17 , appears to be similar to the conventional MOSFET shown inFig. 2A . Diode D1 represents the PIN diode formed at the center of each MOSFET cell by the combination of the shallow P+ contact region, the P-body and the N+ substrate. InMOSFET 120 the breakdown voltage of PIN diode D1 is set at less than 50% of the breakdown voltage of capacitors C1, wherein the breakdown voltage of the capacitors is calculated on the basis of 8 MV/cm for the thickness of the gate oxide layer expressed in centimeters. As a result, inMOSFET 120 breakdown will occur, if at all, in the central region of the individual cells and at a voltage which will not damage the gate oxide layers. - An embodiment containing a diode cell which is larger than the MOSFET cells is illustrated in
Figs. 18A and18B ,Fig. 18A being a cross-sectional view taken at section A-A' shown in the top view ofFig. 13B .MOSFET 130 includescells 121 as well as awider cell 131 which includes adeep P+ region 132.Deep P+ region 132 provides a protective function for the gate oxide layers incells 121 while acting as an active MOSFET cell itself, having anN+ source region 133. Thus, whilecell 131 reduces the overall cell density of the MOSFET, the penalty in terms of on-resistance is less than it would be ifcell 131 performed only a protective function and carried no current. As inMOSFET 120 ofFig. 12 ,cells 121 are typically smaller than they would be if a protective deep P+ region were included in each cell. - Although there are numerous processes for fabricating a MOSFET in accordance with this invention,
Figs. 19A-19K illustrate an exemplary process for fabricatingMOSFET 30 shown inFig. 4 . The step of the process are summarized in the flowchart ofFig. 20 . - Referring to
Fig. 19A , the starting point is a silicon substrate which is doped with arsenic to a conductivity in the range of 1-100 mΩ-cm (for example 2 mΩ-cm) to yieldN+ substrate 13. If a P+ substrate is desired for a P-channel device, the substrate could be doped with boron. - As shown in
Fig. 19B , an epitaxial (epi)layer 14 is grown onN+ substrate 13 using known processes.Epi layer 14 can include sublayers Nepi1 and Nepi2 as shown it could include a single uniform layer or a graded layer. The thickness ofepi layer 14 is typically in the range 1-60 µm and is doped to a concentration in the range of 3 x 1014 to 3 x 1017 cm-3. With an N-type epi the dopant is typically phosphorus (boron can be used for a P-type epi). For a 12 V device, a single epi layer 3 µm thick could be doped to 1 x 1017 cm-3, or a lower 2 µm thick sublayer Nepi1 could be doped to 1 x 1017 cm-3 and an upper 2 µm thick sublayer Nepi2 could be doped to 5 x 1016 cm-3. For a 30 V device, a single epi layer 6 µm thick could be doped to 5 x 1016 cm-3, or a lower 4 µm thick sublayer Nepi1 could be doped to 6 x 1016 cm-3 and an upper 3 µm thick sublayer Nepi2 could be doped to 3 x 1016 cm-3. For a 60 V device, asingle epi layer 10 µm thick could be doped to 9 x 1015 cm-3, or a lower 7 µm thick sublayer Nepi1 could be doped to 1-2 x 1016 cm-3 and an upper 3 µm thick sublayer Nepi2 could be doped to 0.7-1.0 x 1016 cm-3. For a 100 V device, asingle epi layer 13 µm thick could be doped to 5 x 1015 cm-3. - As shown in
Fig. 19C , athick oxide layer 140 having a thickness of 0.3-1.0 µm (e.g., 0.5 µm) is grown at 900-1100 C for 30 minutes to 10 hours and is then masked and etched to define the location ofdeep P+ region 38. As shown inFig. 19D , boron is then implanted at a dose of 1 x 1015 to 1 x 1016 cm-2 and an energy of 20-100 keV (e.g., 5 x 1015 cm-3 at 60 keV) to formP+ region 38. The resulting structure is illustrated inFig. 19D . - Alternatively, the
deep P+ region 38 can be formed by predeposition using a gaseous or solid source such as BN which outgases during the furnace cycle (950-1000° C), thereby doping the region to a sheet resistance of 20 to 200 Ω/square (e.g. 70 Q/square). If a P-channel device is desired, the dopant source may be POCl3, producing a highly doped N+ region. - In one version of the process, a
thick oxide layer 142 is grown and removed by photomasking except overdeep P+ region 38, and athin oxide layer 143 is grown.Thin oxide layer 143 is masked and removed from the portions of the structure where the trenches are to be formed, as shown inFig. 19E .P+ region 38 is diffused at 900-1100° C (e.g. 1050° C) for 30 minutes to 10 hours (e.g. 3 hours) to drive it in to a depth of 1-6 µm (e.g. 2-3 µm).Oxide layer 140 is then removed. - The trenches are then masked and etched to a depth of 1-7 µm (e.g. 1.8-2.5 µm) using known techniques of reactive ion or plasma dry etching. The corners of the trench can be rounded by changing the gas mix. A 100-2000 Å sacrificial oxide layer is grown on the walls of the trenches by heating to 900-1100° C for 20 minutes to 5 hours. After the sacrificial oxide has been stripped, the trench is oxidized to form
gate oxide layer 31A, and polysilicon is deposited into the trench until it overflows the top of the trench. The polysilicon is then doped with phosphorus by POCl3 predeposition or ion implantation at a dose of 5 x 1013 to 5 x 1015 cm-2 and an energy of 60 keV, giving it a sheet resistance of 20-70 Ω/square. For a P-channel device, the polysilicon is doped with boron using ion implantation to a sheet resistance of roughly 40-120 Ω/square. The polysilicon is then etched back until it is planar with the surface of the trench except where a mask protects it, so that it can subsequently be contacted with metal. The resulting structure is shown inFig. 19F . (As shown inFig. 19G , the polysilicon is not planarized to the surface of the trench in the area where the gate contact is to be formed.) - As shown in
Fig. 19H , a layer of photoresist is patterned and P-body 33 is then formed by implanting boron through a thin oxide layer at a dose of 1 x 1013 to 3 x 1014 cm-2 (e.g. 8 x 1013 cm-2) and an energy of 20-120 keV (e.g. 60 keV). P-body 33 is driven in to a depth of 1-4 µm but in no event beyond the bottom of the trench (e.g. 1.5 µm or of the trench depth) at 1000-1150° C for 1-16 hours. A similar method is used in fabricating a P-channel device except that the dopant is phosphorus. - The
N+ source regions 34 are then introduced using a mask and an arsenic ion implantation (or a boron ion implantation for a P-channel device) at a dose of 1 x 1015 to 1 x 1016 cm-2 (e.g. 5 x 1015 cm-3) at 60 to 150 keV (e.g. 90 keV). Afterward the substrate is annealed to drive theN+ source regions 34 in to a depth of 0.5-1.0 µm (typically 1.0 µm). The resulting structure is shown inFig. 19I . - As shown in
Fig. 19J , following the formation of theN+ source regions 38, a new mask (not shown) is formed and theshallow P+ regions 33A that are used to contact the P-body are introduced by boron implantation at a dose of 1 x 1015 to 1 x 1016 cm-2 (e.g. 2 x 1015 cm-2) at 30-120 keV (e.g. 60 keV).P+ regions 33A are driven in to 0.8-2.0 µm (e.g. 1.2 µm) by an anneal process. - Alternatively,
shallow P+ region 33A can be formed by implanting P-type dopant through the same mask that is used in forming the contact holes for the N+ source region/P+ contact region and the deep P+ region. Although with this technique some of the P-type dopant is implanted intoN+ source region 34, the level of P-type doping is not sufficient to significantly affect the concentration of N-type ions in the N+ source region. - The
Schottky metal layer 41 is then deposited. Such a metal may be evaporated, sputtered or deposited by organometallic CVD methods. For example, Ti can be sputtered and then annealed. If the metal is annealed at a temperature above 500° C, metal-silicides will be formed, e.g., W-silicide, Pt-silicide, or Ti-silicide. A layer 200 Å to 2 µm thick may be used. An implant of boron or phosphorus is performed either before or after theSchottky metal layer 41 is deposited to adjust the energy barrier between the Schottky metal and the underlying silicon. Implant doses ranging from 5 x 1011 cm-2 to 1 x 1014 cm-2 can be used for this purpose, with 1 x 1012 cm-2 being a useful value. - A thin oxide layer is thermally grown. Borophosphosilicate glass (BPSG) is then deposited on the surface of the structure. The BPSG is momentarily heated to around 850 to 950C to flow smoothly and flatten the surface topology of the die. Contact holes are etched in the oxide and BPSG layers, using a reactive ion or plasma etch, and
metal layer 36 is deposited, forming contacts with the source and body regions, the deep P+ region, and the Schottky metal layer through the contact holes.Metal layer 36 can be aluminum containing 2% copper to prevent electromigration and 2% silicon to prevent pitting.Metal layer 36 can be 5000 to 4 µm thick (2.8 µm thick). This yields a MOSFET similar toMOSFET 30 shown inFig. 4 . - To fabricate a device containing an ACCUFET as shown in
Fig. 8 , the implantation of the P-body is omitted. - The die is then passivated with SiN or BPSG, and pad mask windows are etched to facilitate bonding.
-
Figs. 21A-21D are graphs showing the dopant concentration levels in various vertical sections of the MOSFET.Fig. 21A shows the concentration of N-type dopant in the Schottky cell (diode D3);Fig. 21B shows the concentration of P-type and N-type dopant in the central region of the MOSFET cell (diode D1);Fig. 21C shows the concentration of P-type and N-type dopant in the channel region of the MOSFET cell; andFig. 21D shows the concentration of N-type and P-type dopant in the diode cell (diode D2). In each figure the depth of the trench is indicated. The relative depths of the various layers represents a typical implementation but is not meant to preclude other possible depth combinations. In general, the clamping diode extends deepest into the sublayer Nepi1 but no other structure extends into the sublayer Nepi1. The other structures are localized within Nepi2. The P-body is necessarily shallower than the trench and the N+ is shallower the P-body. The P+ region is generally deeper than the N+ region but shallower than the P-body. The barrier adjust implant is the shallowest. - Various structures may be used to insure that the breakdown of the diode cell occurs away from the trench and the gate oxide layer and also to regulate the breakdown voltage of the diode.
- In
Fig. 22A MOSFET cell 150 contains no central P+ diffusion and thus is similar toMOSFET cell 35 inFig. 4 .Diode cell 152 contains a P-body diffusion 154, and an N-type breakdownvoltage control region 156 is formed directly beneath the P-body diffusion at the center ofdiode cell 152. By raising the dopant concentration of the N-epi layer 14 in the region of breakdownvoltage control region 156, the breakdown voltage ofdiode cell 152 is reduced locally at the center of the cell thereby insuring that this is where breakdown will occur. Breakdownvoltage control region 156 can be formed as a part of the body diffusion or it could be implanted, for example, at a dose of 2 x 1013 to 2 x 1015 cm-2 and at an energy of 200 keV to 3 MeV through the metal contact layer 158 (with 1.5 MeV being typical). Alternatively, breakdownvoltage control region 156 can be formed as buried layer by creating an updiffusion from the interface betweenN+ substrate 13 and N-epi layer 14. For example, if N+ substrate is doped with arsenic, the updiffusion could be created with phosphorus. The updiffusion could extend all the way to the P-body diffusion 154 or it could stop short of P-body diffusion 154. The important consideration is that by increasing the dopant levels in the N-epi layer at the center ofdiode cell 152 the breakdown voltage of the diode is reduced and the breakdown is localized in the region of the increased dopant levels. -
Fig. 22B is a graph showing the dopant concentration at the cross-section B-B' inFig. 22A . The dopant of breakdownvoltage control region 156 is shown by the dashed line. The peak dopant concentration in the breakdown voltage control region could be, for example, from 10% to 100% higher than the background level in N-epi layer 14. The concentration of dopant at the center of the cell allows improved current spreading. -
Fig. 23A illustrates a conventionalvertical MOSFET cell 160 along with adiode cell 162.Diode cell 162 contains a deepcentral P+ diffusion 164 which forms a PN junction with N-epi layer 14.Fig. 23B shows how the breakdown occurs if the N-epi layer 14 is doped fairly heavily, the PN junction is well defined (deep P+ diffusion was exposed to a minimal amount of thermal processing) and includes acurved segment 166 which has a rather small radius of curvature, and the deepest point of thedeep P+ diffusion 164 is well separated from theN+ substrate 13. As shown inFig. 23B , when a reverse voltage is imposed on the PN junction betweenP+ diffusion 164 and N-epitaxial layer 14 breakdown occurs primarily in thecurved segment 166 of the PN junction, and a current flows radially outward from thecurved segment 166. The magnitude of the breakdown voltage is strongly dependent on the radius of curvature of thecurved segment 166. The smaller the radius of curvature, the lower the breakdown voltage. (See S.M. Sze, Physics of Semiconductor Devices, Second Edition, John Wiley & Sons (1981), p. 108, Fig. 35) In this situation thedeep P+ diffusion 164 does not necessarily have to extend below the trench in order to provide satisfactory protection for the gate oxide layer. - In
Fig. 23C the N-epi layer is doped less heavily, thedeep P+ diffusion 164 extends much closer to theN+ substrate 13, and the PN junction between the P-body diffusion is less defined. Here a PIN diode is formed with the N-epi layer 14 acting as an "intrinsic layer" sandwiched between thedeep P+ diffusion 164 and theN+ substrate 13. As shown inFig. 23C breakdown occurs predominately in a vertical direction. The magnitude of the breakdown voltage depends primarily on the doping concentration of the N-epi layer 14 and the width of the N-epi layer 14 betweendeep P+ diffusion 164 andN+ substrate 13. -
Fig. 23D shows an embodiment in which both of the effects shown inFigs. 23B and 23C are present. That is, breakdown occurs both from the effects of the radius of curvature of the PN junction betweendeep P+ diffusion 164 and N-epi layer 14 and the PIN diode formed bydeep P+ diffusion 164, N-epi layer 14 andN+ substrate 13. - As this discussion indicates, the breakdown voltage can be controlled by varying the radius of curvature of the PN junction between
deep P+ diffusion 164 and N-epi layer 14.Fig. 24A shows an embodiment where theP+ diffusion 174 indiode cell 170 is kept well above the bottom of the trench and yet the breakdown voltage indiode cell 170 is set at an acceptable level solely by controlling the radius of curvature of the PN junction betweenP+ diffusion 174 and N-epi layer 14. - The embodiment of
Fig. 24B is similar but here the N-epi layer 14 is so thin that the trench extends into N-epi layer 14.Diode cell 176 contains a small slice of N-epi layer 14. The magnitude of the breakdown voltage ofdiode cell 176 is set by the PN junction betweendeep P+ region 174 andN+ substrate 13. As described above, this magnitude should be set at a voltage which is less than the thickness of the gate oxide layer (cm) multiplied by 4 MV/cm. The embodiment ofFig. 24C is similar, but the process of driving in thedeep P+ diffusion 174 has resulted in the elimination of the P+body contact region 178 inMOSFET cell 150. Thus the P-body region must be fully depleted of charge carriers and must be contacted, if at all, in another location of the power MOSFET. - Yet another embodiment is shown in
Fig. 25A .Diode cell 180 contains anN+ diffusion 183 and aP+ diffusion 184 which are formed at the same times, respectively, as theN+ source 186 and P+body contact region 187 inMOSFET cell 182.Metal contact layer 185 contacts only theP+ diffusion 184 indiode cell 180. SinceN+ diffusion 183 is essentially at the drain potential, the junction betweenN+ diffusion 183 andP+ diffusion 184 creates a diode in parallel with the channel ofMOSFET cell 182. The characteristics of the junction betweenN+ region 183 andP+ region 184 set the breakdown of thediode cell 180. Alternatively, as shown by the dashed line, aportion 188 of the P-body diffusion can be introduced into thediode cell 180 to help shape the electric field. In another alternative (not shown) theP+ region 184 could be held back from theN+ region 183 so that P-body portion 188 is sandwiched by theN+ region 183 andP+ region 184 to form a PIN diode indiode cell 180. - In the embodiment of
Fig. 25B , the dopant which forms theN+ source region 193 inMOSFET cell 192 is allowed to extend across the top surface of theepi layer 14 indiode cell 190, but theN+ source region 193 inMOSFET cell 192 is not electrically connected to theN+ region 195 indiode cell 190. The P-body region 191A and P+body contact region 194A lie beneath theN+ region 195 indiode cell 190.Metal contact layer 196 does not make contact withdiode cell 190. The plan view ofFig. 25C shows how the P-body region 191A andP+ region 194A are connected to a P-body region 191B and aP+ region 194B at a location in the third dimension away from the section shown inFig. 25B .P+ region 194B extends upward to the surface and makes contact with metal layer 196 (not shown), thereby forming an electrical connection withP+ region 194 and P-body region 191 inMOSFET cell 192. Thus, in the embodiment ofFigs. 25B and25C N+ region 195 withindiode cell 190 is essentially at the drain potential, and breakdown occurs betweenN+ region 195 andP+ region 194, away from the sidewall of the trench. - In the embodiments of
Figs. 25A-25C impurity regions formed in the MOSFET cells (182 and 192, respectively) are used to form the regions which make up the diodes in diode cells (180 and 190, respectively). Thus additional implanting steps are not required. However, in some embodiments it will be necessary to employ separate implanting steps to form the regions of the diode cells. InFig. 25A , a zener diode is formed betweenN+ region 183 andP+ region 184 at the surface of the N-epi layer 14. InFig. 25B , a buried zener diode is formed in thediode cell 190. This may be advantageous because buried zener diodes tend to have more stable breakdown voltages than surface zener diodes. In both embodiments breakdown occurs away from the sidewall of the trench. -
Figs. 26A-26C ,27A-27D and28 illustrate several of the numerous applications of a MOSFET according to this invention. -
Fig. 26A shows a circuit diagram of amotor driver circuit 260 containinghalfbridges Halfbridge 270 includes a high-side PMOS 272 and a low-side NMOS 274.Halfbridge 280 includes a high-side PMOS 282 and a low-side NMOS 284. The push-pull output voltage is delivered to motor M at the common junctions between the PMOS and NMOS transistors. - Each of
halfbridges - Vout and the current through the diode in the high-side transistors (Idiode) are shown in
Figs. . 26B and26C , respectively. As indicated by the dashed lines, Vout climbs well above Vcc in a conventional MOSFET but this overshoot is limited when a Schottky diode is connected in parallel with the intrinsic PN diode in accordance with this invention. In the BBM interval which occurs in the transition from the high state to the low state Vout falls very rapidly (high dV/dt) and there is a large current overshoot through the diode inside the high-side transistor. This leads to the generation of ringing and noise. When a Schottky diode is included in the high-side transistor, however, the voltage overshoot and dV/dt are reduced and the amount of noise generated is also reduced. - Similarly, in the
synchronous buck converter 270 shown inFig. 27A the low-side NMOS transistor 272 operates in Quadrant III as a synchronous rectifier whenever the high-side PMOS transistor 274 is not conducting, i.e., theinductor 276 forces the drain oftransistor 272 below ground. By using thetransistor 272 containing a Schottky diode as shown, the voltage drop acrosstransistor 272 is reduced by almost one-half as compared with the voltage drop across a transistor which does not contain a Schottky clamp diode. As a result, noise is reduced during the switching transition, and the overall efficiency of the buck converter is improved. -
Figs. 27B-27D illustrate how this occurs.Fig. 27B shows the current IPMOS throughtransistor 274, which rises rapidly when transistor is turned on.Fig. 27C shows the current INMOS throughtransistor 272 which falls below zero (Quadrant III) in the BBM interval and overshoots when thePMOS transistor 274 is turned on.Fig. 27D shows Vout. The dashed lines inFigs. 27C and 27D show the results iftransistor 272 were replaced by a conventional NMOS transistor not containing a Schottky diode. The current overshoot is greater (Fig. 2C) and ringing occurs (Fig. 2D). - The impact of the reduced voltage drop across the Schottky diode and consequent reduction of power loss when the transistor is operating in Quadrant III is more pronounced in systems in which the Schottky diode must conduct for longer or even indefinite periods. One such arrangement is shown in the multiplexed
battery supply circuit 280 ofFig. 28 where each of batteries B1 and B2 is connected to a main supply bus through a pair of back-to-back transistors. Thustransistors transistors Transistors transistors transistors - The embodiments described above are illustrative only and not limiting. For example, it will be understood that all embodiments described can contain either P-channel or N-channel devices. Numerous other embodiments in accordance with the broad principles of this invention will be apparent to those skilled in the art.
Claims (27)
- A trench-gated MOSFET semiconductor device (30) comprising:a semiconductor chip (13,14);a trench (32) extending from a top surface of said semiconductor chip, a wall of said trench being lined with a dielectric material (32A), a gate (31A, 31B, 31C, 31D, 31E, 31F) being located within said trench;a source region (34) of a first conductivity type located adjacent said top surface;a body region (33, 33A) of a second conductivity type opposite to said first conductivity type located adjacent said source region (34) and containing a channel region adjacent a wall of said trench;a drain region (13,14) of said first conductivity type adjacent said body region (33, 33A); anda Schottky diode (40) comprising a metal layer (41), said metal layer being deposited on said semiconductor chip and forming a rectifying interface (42) with said semiconductor chip, said metal layer being electrically connected (36) to said source region (34); whereinsaid trench (32) defines a plurality of cells (35, 37, 40, 44, 45), said source and body regions being located in a MOSFET cell (35) and said Schottky diode being located in a Schottky cell (40, 44) comprising semiconductor material of the first conductivity type in the form of a mesa (43) between facing gate segments, wherein the Schottky cell is arranged such that, when a reverse voltage is applied to the Schottky diode and when the gate is shorted to the source, the trenched gate pinches off the mesa, said plurality of cells further comprising a diode cell (37, 45) containing a region (38) of said second conductivity type extending from said top surface and forming a PN junction (39) with said drain region, said region (38) of second conductivity type being electrically connected (36) to said metal layer(41) and to said source region (34).
- The trench-gated MOSFBT of Claim 1 wherein said interface (42) is formed between said metal layer (41) and said drain region (13,14).
- The trench-gated MOSFET of Claim 1 wherein said metal layer (41) comprises a material from the group consisting of titanium, tungsten and platinum and the siliddes of titanium, tungsten and platinum.
- The trench-gated MOSFET of Claim1 wherein said first conductivity type is N and said second conductivity type is P.
- The trench-gated MOSFBT of Claim 1 wherein said semiconductor chip comprises a substrate (13) and an epitaxial layer (14) formed on a surface of said substrate.
- The trench-gated MOSFET of Claim 6 wherein said trench(32) extends only into said epitaxial layer (14) and does not extend into said substrate (13).
- The trench-gated MOSFET of Claim 5 wherein said epitaxial layer (14) comprises first and second sublayers, said second sublayer (Nepi2) being positioned above said first sublayer (Nepi1), said first sublayer having a higher concentration of dopant of said first conductivity type than said second sublayer.
- The trench-gated MOPPET of Claim 7 wherein said trench (32) extends only into said second sublayer (Nepi2).
- The trench-gated MOSFET of Claim 8 wherein said region (38) of second conductivity type extends to said first sublayer (Nepil).
- The trench-gated MOSFET of Claim 9 wherein said dopant concentration of said first sublayer (Nepi1) is established such that a PN junction between said region of second conductivity type and said first sublayer has a breakdown voltage that is lower than a breakdown voltage of a PN junction between said body region and said second sublayer (N-epi2).
- The trench-gated MOSFET of Claim 5 wherein said epitaxial layer (14) comprises a heavily-doped buried layer (56) of said first conductivity type having a dopant concentration that is greater than a dopant concentration of a remaining portion of said epitaxial layer (14), said buried layer(56) extending into said substrate, said trench extending into said implanted buried layer.
- The trench-gated MOSFET of Claim 1 having a plurality of Schottky cells (40, 44), wherein said Schottky cells are positioned at regular intervals in an array of said cells (35,37,40,44,45).
- The trench-gated MOSFET of Claim 1 having a plurality of diode cells (37, 45), wherein said diode cells are positioned at regular intervals in an array of said cells (35, 37, 40, 44, 45).
- An accumulation-mode MOSFET(50) comprising;a semiconductor chip (13, 14);a trench extending from a top surface of said semiconductor chip, a wall of said trench being lined with a dielectric maternal a gate (54A, 54B) being located within said trench, said trench being formed in a pattern which creates a plurality of cells (51, 37, 40, 44, 45);an ACCUFET cell (51) comprising semiconductor material of a first conductivity type in the form of a first mesa (53), a width of said first mesa being established and said gate adjacent said ACCUFET cell being doped with impurity such that said semiconductor material in said ACCUFET cell is normally depleted; anda Schottky diode being located in a Schottky cell (40, 44) comprising semiconductor material of the first conductivity type in the form of a second mesa (43) between facing gate segments and a metal layer (41), said metal layer being deposited on said semiconductor chip and forming a rectifying interface with said semiconductor chip, said metal layer being electrically connected to the first mesa (53); the Schottky cell being arranged such that when a reverse voltage is applied to the Schottky diode and when the gate is shorted to the source, the trenched gate pinches off the second mesa (43);said plurality of cells further comprising a diode cell (37,45) containing a region (38) of said second conductivity type extending from said top surface and forming a PN junction with a region (14) of said first conductivity type, said region of second conductivity type being electrically connected to said metal layer and to said first mesa.
- The accumulation-mode MOSFET of Claim 14 wherein said metal layer (41) comprises a material from the group consisting of titanium, tungsten and platinum and the silicides of titanium, tungsten and platinum.
- The accumulation-mode MOSFET of Claim 14 wherein said first conductivity type is N and said second conductivity type is P.
- The accumulation-mode MOSFET of Claim 14 wherein said semiconductor chip comprises a substrate (13) and an epitaxial layer (14) formed on a surface of said substrate.
- The accumulation-mode MOSFET of Claim 17 wherein said trench extends only into said epitaxial layer (14) and does not extend into said substrate (13).
- The accumulation-mode MOSFET of Claim 18 wherein said epitaxial layer comprises first(Nepi1) and second (Nepi2) sublayers, said second sublayer (Nepi2) being positioned above said first sublayer (Nepi1), said first sublayer having a higher concentration of dopant of said first conductivity type than said second sublayer.
- The accumulation-mode MOSFET of Claim 19 wherein said trench extends only into said second sublayer (Nepi2).
- The accumulation-mode MOSFET of Claim 20 wherein said region (38) of second conductivity type extends to said first sublayer (Nepi1).
- A motor driver circuit (260) comprising:a halfbridge (270, 280) comprising a high-side MOSFET (272, 282) and a low-side MOSFET(274, 284) connected in series between upper and lower voltage supply rails, an output terminal being located at a common junction between said high-side and low-side MOSFETs, at least one of said MOSFETs being a trench-gated MOSPET as in any of claims 1-13.
- The motor driver of claim 22 wherein each of said MOSFETs comprises a Schottky diode.
- The motor driver of claim 23 wherein said high-side MOSFET is a P-channel MOSFET and said low-side MOSFET is an N-channel MOSFET.
- A buck converter (270) comprising:a high-side MOSFET(272) and a low-side MOSFET (274) connected in series between upper and lower voltage supply rails;a combination comprising an inductor (276) and a capacitor connected to a common junction between said high-side and low-side MOSFETs; and an output terminal connected to said capacitor;wherein at least one of said MOSFETs is a trench-gated MOSFET as in any of claims 1-13.
- The buck converter of Claim 25 further comprising a feedback circuit connected to said capacitor and comprising a pulse width modulation unit, an output terminal of said pulse width modulation unit being connected to a gate of each of said MOSFETs.
- A multiple battery supply circuit(280) comprising at least two batteries (B1, B2), each of said batteries being connected to a MOSFET (282, 286), said MOSFETs being a trench-gated MOSFET as in any of claims 1-13.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US920330 | 1997-08-27 | ||
US08/920,330 US6049108A (en) | 1995-06-02 | 1997-08-28 | Trench-gated MOSFET with bidirectional voltage clamping |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0899791A2 EP0899791A2 (en) | 1999-03-03 |
EP0899791A3 EP0899791A3 (en) | 1999-09-01 |
EP0899791B1 true EP0899791B1 (en) | 2010-03-10 |
Family
ID=25443570
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP98115325A Expired - Lifetime EP0899791B1 (en) | 1997-08-28 | 1998-08-14 | Trench-gated MOSFET with bidirectional voltage clamping |
Country Status (5)
Country | Link |
---|---|
US (1) | US6049108A (en) |
EP (1) | EP0899791B1 (en) |
JP (1) | JP2997247B2 (en) |
KR (1) | KR100326475B1 (en) |
DE (1) | DE69841541D1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11004940B1 (en) | 2020-07-31 | 2021-05-11 | Genesic Semiconductor Inc. | Manufacture of power devices having increased cross over current |
WO2022047349A2 (en) | 2020-08-31 | 2022-03-03 | Genesic Semiconductor Inc. | Design and manufacture of improved power devices |
EP4050648A4 (en) * | 2019-10-24 | 2023-12-27 | Hitachi Power Semiconductor Device, Ltd. | Semiconductor device, rectifying element using same, and alternator |
Families Citing this family (228)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6163052A (en) * | 1997-04-04 | 2000-12-19 | Advanced Micro Devices, Inc. | Trench-gated vertical combination JFET and MOSFET devices |
US6429481B1 (en) * | 1997-11-14 | 2002-08-06 | Fairchild Semiconductor Corporation | Field effect transistor and method of its manufacture |
DE19800647C1 (en) * | 1998-01-09 | 1999-05-27 | Siemens Ag | SOI HV switch with FET structure |
JPH11354631A (en) | 1998-06-11 | 1999-12-24 | Nec Kansai Ltd | Semiconductor device |
US6225182B1 (en) * | 1999-08-30 | 2001-05-01 | Agere Systems Guardian Corp. | Simplified high Q inductor substrate |
US6351018B1 (en) * | 1999-02-26 | 2002-02-26 | Fairchild Semiconductor Corporation | Monolithically integrated trench MOSFET and Schottky diode |
US6413822B2 (en) * | 1999-04-22 | 2002-07-02 | Advanced Analogic Technologies, Inc. | Super-self-aligned fabrication process of trench-gate DMOS with overlying device layer |
US7084456B2 (en) * | 1999-05-25 | 2006-08-01 | Advanced Analogic Technologies, Inc. | Trench MOSFET with recessed clamping diode using graded doping |
DE19935442C1 (en) | 1999-07-28 | 2000-12-21 | Siemens Ag | Power trench-metal oxide semiconductor transistor is produced using a temporary layer to allow formation of a trench insulating film which is thicker at the trench lower end than at the trench upper end |
US6703679B1 (en) * | 1999-08-31 | 2004-03-09 | Analog Devices, Imi, Inc. | Low-resistivity microelectromechanical structures with co-fabricated integrated circuit |
JP3679954B2 (en) * | 1999-09-24 | 2005-08-03 | 株式会社東芝 | Semiconductor device |
US6348712B1 (en) * | 1999-10-27 | 2002-02-19 | Siliconix Incorporated | High density trench-gated power MOSFET |
US6461918B1 (en) * | 1999-12-20 | 2002-10-08 | Fairchild Semiconductor Corporation | Power MOS device with improved gate charge performance |
TW493262B (en) * | 2000-02-10 | 2002-07-01 | Int Rectifier Corp | Vertical conduction flip-chip device with bump contacts on single surface |
DE10026740C2 (en) * | 2000-05-30 | 2002-04-11 | Infineon Technologies Ag | Semiconductor switching element with integrated Schottky diode and method for its production |
JP4696335B2 (en) * | 2000-05-30 | 2011-06-08 | 株式会社デンソー | Semiconductor device and manufacturing method thereof |
US6472678B1 (en) * | 2000-06-16 | 2002-10-29 | General Semiconductor, Inc. | Trench MOSFET with double-diffused body profile |
JP3524850B2 (en) | 2000-08-03 | 2004-05-10 | 三洋電機株式会社 | Insulated gate field effect semiconductor device |
US7745289B2 (en) * | 2000-08-16 | 2010-06-29 | Fairchild Semiconductor Corporation | Method of forming a FET having ultra-low on-resistance and low gate charge |
US6696726B1 (en) * | 2000-08-16 | 2004-02-24 | Fairchild Semiconductor Corporation | Vertical MOSFET with ultra-low resistance and low gate charge |
US6593620B1 (en) | 2000-10-06 | 2003-07-15 | General Semiconductor, Inc. | Trench DMOS transistor with embedded trench schottky rectifier |
US6768171B2 (en) * | 2000-11-27 | 2004-07-27 | Power Integrations, Inc. | High-voltage transistor with JFET conduction channels |
US6803626B2 (en) * | 2002-07-18 | 2004-10-12 | Fairchild Semiconductor Corporation | Vertical charge control semiconductor device |
US7345342B2 (en) * | 2001-01-30 | 2008-03-18 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
US6710403B2 (en) * | 2002-07-30 | 2004-03-23 | Fairchild Semiconductor Corporation | Dual trench power MOSFET |
US6713813B2 (en) * | 2001-01-30 | 2004-03-30 | Fairchild Semiconductor Corporation | Field effect transistor having a lateral depletion structure |
US6916745B2 (en) * | 2003-05-20 | 2005-07-12 | Fairchild Semiconductor Corporation | Structure and method for forming a trench MOSFET having self-aligned features |
US6818513B2 (en) * | 2001-01-30 | 2004-11-16 | Fairchild Semiconductor Corporation | Method of forming a field effect transistor having a lateral depletion structure |
FI120310B (en) * | 2001-02-13 | 2009-09-15 | Valtion Teknillinen | An improved method for producing secreted proteins in fungi |
US6998678B2 (en) * | 2001-05-17 | 2006-02-14 | Infineon Technologies Ag | Semiconductor arrangement with a MOS-transistor and a parallel Schottky-diode |
DE10124115A1 (en) * | 2001-05-17 | 2003-02-13 | Infineon Technologies Ag | Semiconductor arrangement for switching inductive loads such as motor, has Schottky diode that is formed by Schottky contact between source electrode and drift zone of semiconductor surface |
KR100456526B1 (en) * | 2001-05-22 | 2004-11-09 | 삼성전자주식회사 | Silicon-on-insulator substrate having an etch stop layer, fabrication method thereof, silicon-on-insulator integrated circuit fabricated thereon, and method of fabricating silicon-on-insulator integrated circuit using the same |
JP2003017701A (en) * | 2001-07-04 | 2003-01-17 | Denso Corp | Semiconductor device |
GB0118000D0 (en) * | 2001-07-24 | 2001-09-19 | Koninkl Philips Electronics Nv | Manufacture of semiconductor devices with schottky barriers |
US6621107B2 (en) * | 2001-08-23 | 2003-09-16 | General Semiconductor, Inc. | Trench DMOS transistor with embedded trench schottky rectifier |
US6555873B2 (en) * | 2001-09-07 | 2003-04-29 | Power Integrations, Inc. | High-voltage lateral transistor with a multi-layered extended drain structure |
US6573558B2 (en) * | 2001-09-07 | 2003-06-03 | Power Integrations, Inc. | High-voltage vertical transistor with a multi-layered extended drain structure |
US7221011B2 (en) * | 2001-09-07 | 2007-05-22 | Power Integrations, Inc. | High-voltage vertical transistor with a multi-gradient drain doping profile |
US6635544B2 (en) * | 2001-09-07 | 2003-10-21 | Power Intergrations, Inc. | Method of fabricating a high-voltage transistor with a multi-layered extended drain structure |
US7786533B2 (en) * | 2001-09-07 | 2010-08-31 | Power Integrations, Inc. | High-voltage vertical transistor with edge termination structure |
US6600182B2 (en) * | 2001-09-26 | 2003-07-29 | Vladimir Rumennik | High current field-effect transistor |
JP2003101025A (en) | 2001-09-26 | 2003-04-04 | Toshiba Corp | Semiconductor device |
US6846729B2 (en) * | 2001-10-01 | 2005-01-25 | International Rectifier Corporation | Process for counter doping N-type silicon in Schottky device Ti silicide barrier |
US7061066B2 (en) * | 2001-10-17 | 2006-06-13 | Fairchild Semiconductor Corporation | Schottky diode using charge balance structure |
GB0125710D0 (en) * | 2001-10-26 | 2001-12-19 | Koninkl Philips Electronics Nv | Transistor device |
JP4097417B2 (en) | 2001-10-26 | 2008-06-11 | 株式会社ルネサステクノロジ | Semiconductor device |
GB0202437D0 (en) * | 2002-02-02 | 2002-03-20 | Koninkl Philips Electronics Nv | Cellular mosfet devices and their manufacture |
DE10224201B4 (en) * | 2002-05-31 | 2010-11-25 | Infineon Technologies Ag | Semiconductor device with breakdown current path and manufacturing method thereof |
US6855593B2 (en) * | 2002-07-11 | 2005-02-15 | International Rectifier Corporation | Trench Schottky barrier diode |
US7323402B2 (en) * | 2002-07-11 | 2008-01-29 | International Rectifier Corporation | Trench Schottky barrier diode with differential oxide thickness |
DE10243743B4 (en) * | 2002-09-20 | 2010-04-08 | Infineon Technologies Ag | Quasi-central semiconductor device |
US8629019B2 (en) * | 2002-09-24 | 2014-01-14 | Vishay-Siliconix | Method of forming self aligned contacts for a power MOSFET |
US7033891B2 (en) * | 2002-10-03 | 2006-04-25 | Fairchild Semiconductor Corporation | Trench gate laterally diffused MOSFET devices and methods for making such devices |
US7576388B1 (en) | 2002-10-03 | 2009-08-18 | Fairchild Semiconductor Corporation | Trench-gate LDMOS structures |
US6710418B1 (en) | 2002-10-11 | 2004-03-23 | Fairchild Semiconductor Corporation | Schottky rectifier with insulation-filled trenches and method of forming the same |
US7129558B2 (en) * | 2002-11-06 | 2006-10-31 | International Rectifier Corporation | Chip-scale schottky device |
ITMI20022700A1 (en) * | 2002-12-20 | 2004-06-21 | St Microelectronics Srl | INTEGRATED DEVICE WITH SCHOTTKY DIODE AND MOS TRANSITOR |
TW583748B (en) * | 2003-03-28 | 2004-04-11 | Mosel Vitelic Inc | The termination structure of DMOS device |
US7638841B2 (en) * | 2003-05-20 | 2009-12-29 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
JP4194890B2 (en) * | 2003-06-24 | 2008-12-10 | 株式会社豊田中央研究所 | Semiconductor device and manufacturing method thereof |
US6909125B2 (en) * | 2003-07-08 | 2005-06-21 | Texas Instruments Incorporated | Implant-controlled-channel vertical JFET |
FR2857506A1 (en) * | 2003-07-11 | 2005-01-14 | St Microelectronics Sa | RECOVERY AND PROTECTION DIODE |
US6987305B2 (en) * | 2003-08-04 | 2006-01-17 | International Rectifier Corporation | Integrated FET and schottky device |
US6998694B2 (en) * | 2003-08-05 | 2006-02-14 | Shye-Lin Wu | High switching speed two mask Schottky diode with high field breakdown |
KR100994719B1 (en) * | 2003-11-28 | 2010-11-16 | 페어차일드코리아반도체 주식회사 | Superjunction semiconductor device |
US7279743B2 (en) | 2003-12-02 | 2007-10-09 | Vishay-Siliconix | Closed cell trench metal-oxide-semiconductor field effect transistor |
JP4059846B2 (en) * | 2003-12-26 | 2008-03-12 | Necエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US7368777B2 (en) | 2003-12-30 | 2008-05-06 | Fairchild Semiconductor Corporation | Accumulation device with charge balance structure and method of forming the same |
WO2005065385A2 (en) * | 2003-12-30 | 2005-07-21 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
JP2005217012A (en) * | 2004-01-28 | 2005-08-11 | Shindengen Electric Mfg Co Ltd | Semiconductor device and manufacturing method therefor |
US20050199918A1 (en) * | 2004-03-15 | 2005-09-15 | Daniel Calafut | Optimized trench power MOSFET with integrated schottky diode |
JP2005328690A (en) * | 2004-04-12 | 2005-11-24 | Hitachi Ltd | Dynamo-electric machine for vehicle |
US8183629B2 (en) * | 2004-05-13 | 2012-05-22 | Vishay-Siliconix | Stacked trench metal-oxide-semiconductor field effect transistor device |
JP4176734B2 (en) * | 2004-05-14 | 2008-11-05 | 株式会社東芝 | Trench MOSFET |
WO2006011882A1 (en) * | 2004-06-30 | 2006-02-02 | Advanced Analogic Technologies, Inc. | Trench mosfet with recessed clamping diode |
US7352036B2 (en) | 2004-08-03 | 2008-04-01 | Fairchild Semiconductor Corporation | Semiconductor power device having a top-side drain using a sinker trench |
JP4899301B2 (en) * | 2004-09-17 | 2012-03-21 | 富士電機株式会社 | Semiconductor device |
US7265415B2 (en) * | 2004-10-08 | 2007-09-04 | Fairchild Semiconductor Corporation | MOS-gated transistor with reduced miller capacitance |
DE102004059640A1 (en) * | 2004-12-10 | 2006-06-22 | Robert Bosch Gmbh | Semiconductor device and method for its production |
WO2006087775A1 (en) * | 2005-02-16 | 2006-08-24 | Shindengen Electric Manufacturing Co., Ltd. | Semiconductor device |
KR20070107572A (en) * | 2005-03-04 | 2007-11-07 | 스미토모덴키고교가부시키가이샤 | Vertical gallium nitride semiconductor device and epitaxial substrate |
US7504306B2 (en) | 2005-04-06 | 2009-03-17 | Fairchild Semiconductor Corporation | Method of forming trench gate field effect transistor with recessed mesas |
FR2884317B1 (en) * | 2005-04-06 | 2007-06-22 | Tiama Sa | METHOD AND DEVICE FOR SUPPRESSING PARASITE REFLECTIONS DURING HOT INSPECTION OF TRANSLUCENT OR TRANSPARENT HOLLOW OBJECTS |
US7592650B2 (en) * | 2005-06-06 | 2009-09-22 | M-Mos Semiconductor Sdn. Bhd. | High density hybrid MOSFET device |
AT504290A2 (en) | 2005-06-10 | 2008-04-15 | Fairchild Semiconductor | FIELD EFFECT TRANSISTOR WITH LOAD BALANCE |
JP5147163B2 (en) * | 2005-07-01 | 2013-02-20 | 株式会社デンソー | Semiconductor device |
CN100550383C (en) | 2005-07-08 | 2009-10-14 | 松下电器产业株式会社 | Semiconductor device and electric equipment |
US7791308B2 (en) | 2005-07-25 | 2010-09-07 | Panasonic Corporation | Semiconductor element and electrical apparatus |
US7964911B2 (en) | 2005-07-26 | 2011-06-21 | Panasonic Corporation | Semiconductor element and electrical apparatus |
US7583485B1 (en) | 2005-07-26 | 2009-09-01 | Vishay-Siliconix | Electrostatic discharge protection circuit for integrated circuits |
TW200711126A (en) * | 2005-09-11 | 2007-03-16 | Fwu-Iuan Hshieh | High density hybrid MOSFET device |
US7544545B2 (en) * | 2005-12-28 | 2009-06-09 | Vishay-Siliconix | Trench polysilicon diode |
CN101361193B (en) * | 2006-01-18 | 2013-07-10 | 维西埃-硅化物公司 | Floating gate structure with high electrostatic discharge performance |
US7667265B2 (en) * | 2006-01-30 | 2010-02-23 | Fairchild Semiconductor Corporation | Varying mesa dimensions in high cell density trench MOSFET |
US7446374B2 (en) | 2006-03-24 | 2008-11-04 | Fairchild Semiconductor Corporation | High density trench FET with integrated Schottky diode and method of manufacture |
US8471390B2 (en) | 2006-05-12 | 2013-06-25 | Vishay-Siliconix | Power MOSFET contact metallization |
US7319256B1 (en) | 2006-06-19 | 2008-01-15 | Fairchild Semiconductor Corporation | Shielded gate trench FET with the shield and gate electrodes being connected together |
US7936041B2 (en) * | 2006-09-15 | 2011-05-03 | International Business Machines Corporation | Schottky barrier diodes for millimeter wave SiGe BICMOS applications |
JP2010505270A (en) * | 2006-09-27 | 2010-02-18 | マックスパワー・セミコンダクター・インコーポレイテッド | Power MOSFET with recessed field plate |
US7531888B2 (en) | 2006-11-30 | 2009-05-12 | Fairchild Semiconductor Corporation | Integrated latch-up free insulated gate bipolar transistor |
US9437729B2 (en) * | 2007-01-08 | 2016-09-06 | Vishay-Siliconix | High-density power MOSFET with planarized metalization |
US8564057B1 (en) | 2007-01-09 | 2013-10-22 | Maxpower Semiconductor, Inc. | Power devices, structures, components, and methods using lateral drift, fixed net charge, and shield |
US7468536B2 (en) | 2007-02-16 | 2008-12-23 | Power Integrations, Inc. | Gate metal routing for transistor with checkerboarded layout |
US7595523B2 (en) * | 2007-02-16 | 2009-09-29 | Power Integrations, Inc. | Gate pullback at ends of high-voltage vertical transistor structure |
US7557406B2 (en) * | 2007-02-16 | 2009-07-07 | Power Integrations, Inc. | Segmented pillar layout for a high-voltage vertical transistor |
US8653583B2 (en) | 2007-02-16 | 2014-02-18 | Power Integrations, Inc. | Sensing FET integrated with a high-voltage transistor |
US7859037B2 (en) * | 2007-02-16 | 2010-12-28 | Power Integrations, Inc. | Checkerboarded high-voltage vertical transistor layout |
US7564099B2 (en) * | 2007-03-12 | 2009-07-21 | International Rectifier Corporation | Monolithic MOSFET and Schottky diode device |
US9947770B2 (en) | 2007-04-03 | 2018-04-17 | Vishay-Siliconix | Self-aligned trench MOSFET and method of manufacture |
US20080246082A1 (en) * | 2007-04-04 | 2008-10-09 | Force-Mos Technology Corporation | Trenched mosfets with embedded schottky in the same cell |
US8368126B2 (en) * | 2007-04-19 | 2013-02-05 | Vishay-Siliconix | Trench metal oxide semiconductor with recessed trench material and remote contacts |
US8138033B2 (en) * | 2007-05-09 | 2012-03-20 | Semiconductor Components Industries, Llc | Semiconductor component and method of manufacture |
WO2008153142A1 (en) * | 2007-06-15 | 2008-12-18 | Rohm Co., Ltd. | Semiconductor device |
JP4599379B2 (en) * | 2007-08-31 | 2010-12-15 | 株式会社東芝 | Trench gate type semiconductor device |
KR101630734B1 (en) | 2007-09-21 | 2016-06-16 | 페어차일드 세미컨덕터 코포레이션 | Power device |
US9484451B2 (en) | 2007-10-05 | 2016-11-01 | Vishay-Siliconix | MOSFET active area and edge termination area charge balance |
US7772668B2 (en) | 2007-12-26 | 2010-08-10 | Fairchild Semiconductor Corporation | Shielded gate trench FET with multiple channels |
JP4964797B2 (en) * | 2008-02-12 | 2012-07-04 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US10600902B2 (en) | 2008-02-13 | 2020-03-24 | Vishay SIliconix, LLC | Self-repairing field effect transisitor |
JP5530602B2 (en) | 2008-04-09 | 2014-06-25 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US8030702B2 (en) * | 2008-04-29 | 2011-10-04 | Force Mos Technology Co., Ltd. | Trenched MOSFET with guard ring and channel stop |
DE102008044884A1 (en) * | 2008-08-29 | 2010-03-04 | Albert-Ludwigs-Universität Freiburg | Method for determining the recombination properties at a measurement subregion of a measurement side of a semiconductor structure |
US20120273916A1 (en) | 2011-04-27 | 2012-11-01 | Yedinak Joseph A | Superjunction Structures for Power Devices and Methods of Manufacture |
KR101140347B1 (en) * | 2008-11-19 | 2012-05-03 | 한국전자통신연구원 | The switching circuit using DT-CMOS and DC-DC converter for portable electronic device including the same |
JP5331497B2 (en) * | 2008-11-27 | 2013-10-30 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US8304829B2 (en) | 2008-12-08 | 2012-11-06 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US8174067B2 (en) * | 2008-12-08 | 2012-05-08 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US8227855B2 (en) * | 2009-02-09 | 2012-07-24 | Fairchild Semiconductor Corporation | Semiconductor devices with stable and controlled avalanche characteristics and methods of fabricating the same |
US8148749B2 (en) * | 2009-02-19 | 2012-04-03 | Fairchild Semiconductor Corporation | Trench-shielded semiconductor device |
TWI382534B (en) * | 2009-05-13 | 2013-01-11 | Anpec Electronics Corp | Semiconductor device having integrated mosfet and schottky diode and manufacturing method thereof |
US7943994B2 (en) * | 2009-05-22 | 2011-05-17 | Richtek Technology Corporation, R.O.C. | Integrated PMOS transistor and Schottky diode |
US8258752B2 (en) * | 2009-05-22 | 2012-09-04 | Richpower Microelectronics Corporation | Integrated PMOS transistor and Schottky diode and charging switch circuit employing the integrated device |
US8049276B2 (en) | 2009-06-12 | 2011-11-01 | Fairchild Semiconductor Corporation | Reduced process sensitivity of electrode-semiconductor rectifiers |
DE102009028240A1 (en) * | 2009-08-05 | 2011-02-10 | Robert Bosch Gmbh | Field effect transistor with integrated TJBS diode |
US8222678B2 (en) * | 2009-08-17 | 2012-07-17 | Excelliance Mos Corporation | Semiconductor structure |
US9443974B2 (en) | 2009-08-27 | 2016-09-13 | Vishay-Siliconix | Super junction trench power MOSFET device fabrication |
US9230810B2 (en) | 2009-09-03 | 2016-01-05 | Vishay-Siliconix | System and method for substrate wafer back side and edge cross section seals |
CN102034708B (en) * | 2009-09-27 | 2012-07-04 | 无锡华润上华半导体有限公司 | Manufacturing method of trench DMOS (double-diffused metal oxide semiconductor) transistor |
KR101291838B1 (en) | 2009-10-14 | 2013-07-31 | 미쓰비시덴키 가부시키가이샤 | Power semiconductor device |
WO2011045442A2 (en) * | 2009-10-16 | 2011-04-21 | Ferfics Limited | Switching system and method |
US9431530B2 (en) * | 2009-10-20 | 2016-08-30 | Vishay-Siliconix | Super-high density trench MOSFET |
US9306056B2 (en) | 2009-10-30 | 2016-04-05 | Vishay-Siliconix | Semiconductor device with trench-like feed-throughs |
US8604525B2 (en) | 2009-11-02 | 2013-12-10 | Vishay-Siliconix | Transistor structure with feed-through source-to-substrate contact |
DE102009046606A1 (en) * | 2009-11-11 | 2011-05-12 | Robert Bosch Gmbh | Protective element for electronic circuits |
US8735992B2 (en) * | 2010-02-18 | 2014-05-27 | Vishay-Siliconix | Power switch with active snubber |
US8525260B2 (en) * | 2010-03-19 | 2013-09-03 | Monolithic Power Systems, Inc. | Super junction device with deep trench and implant |
US8299527B2 (en) * | 2010-05-06 | 2012-10-30 | International Rectifier Corporation | Vertical LDMOS device and method for fabricating same |
TWI418015B (en) * | 2010-05-13 | 2013-12-01 | Great Power Semiconductor Corp | Power semiconductor structure with field effect rectifier and fabrication method thereof |
US8319290B2 (en) | 2010-06-18 | 2012-11-27 | Fairchild Semiconductor Corporation | Trench MOS barrier schottky rectifier with a planar surface using CMP techniques |
DE102011079747A1 (en) | 2010-07-27 | 2012-02-02 | Denso Corporation | Semiconductor device with switching element and freewheeling diode, and control method therefor |
US8435853B2 (en) | 2010-08-30 | 2013-05-07 | Infineon Technologies Ag | Method for forming a semiconductor device, and a semiconductor with an integrated poly-diode |
JP2012064849A (en) * | 2010-09-17 | 2012-03-29 | Toshiba Corp | Semiconductor device |
US20120126317A1 (en) * | 2010-11-18 | 2012-05-24 | Alpha And Omega Semiconductor Incorporated | Accufet with integrated clamping circuit |
US8384151B2 (en) * | 2011-01-17 | 2013-02-26 | Infineon Technologies Austria Ag | Semiconductor device and a reverse conducting IGBT |
US9685523B2 (en) * | 2014-12-17 | 2017-06-20 | Alpha And Omega Semiconductor Incorporated | Diode structures with controlled injection efficiency for fast switching |
DE102011003961B4 (en) * | 2011-02-11 | 2023-07-27 | Robert Bosch Gmbh | Trench Schottky diode |
US8836028B2 (en) | 2011-04-27 | 2014-09-16 | Fairchild Semiconductor Corporation | Superjunction structures for power devices and methods of manufacture |
US8673700B2 (en) | 2011-04-27 | 2014-03-18 | Fairchild Semiconductor Corporation | Superjunction structures for power devices and methods of manufacture |
US8786010B2 (en) | 2011-04-27 | 2014-07-22 | Fairchild Semiconductor Corporation | Superjunction structures for power devices and methods of manufacture |
US8772868B2 (en) | 2011-04-27 | 2014-07-08 | Fairchild Semiconductor Corporation | Superjunction structures for power devices and methods of manufacture |
JP5673393B2 (en) * | 2011-06-29 | 2015-02-18 | 株式会社デンソー | Silicon carbide semiconductor device |
JP5511019B2 (en) * | 2011-11-04 | 2014-06-04 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP5920970B2 (en) | 2011-11-30 | 2016-05-24 | ローム株式会社 | Semiconductor device |
JP6047297B2 (en) * | 2012-04-09 | 2016-12-21 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US9842911B2 (en) | 2012-05-30 | 2017-12-12 | Vishay-Siliconix | Adaptive charge balanced edge termination |
DE102013010188A1 (en) * | 2012-06-21 | 2013-12-24 | Fairchild Semiconductor Corp. | Switching circuit and control circuit |
US9054183B2 (en) * | 2012-07-13 | 2015-06-09 | United Silicon Carbide, Inc. | Trenched and implanted accumulation mode metal-oxide-semiconductor field-effect transistor |
US8994105B2 (en) | 2012-07-31 | 2015-03-31 | Azure Silicon LLC | Power device integration on a common substrate |
US10290702B2 (en) | 2012-07-31 | 2019-05-14 | Silanna Asia Pte Ltd | Power device on bulk substrate |
US8674440B2 (en) | 2012-07-31 | 2014-03-18 | Io Semiconductor Inc. | Power device integration on a common substrate |
US9412881B2 (en) | 2012-07-31 | 2016-08-09 | Silanna Asia Pte Ltd | Power device integration on a common substrate |
US8928116B2 (en) | 2012-07-31 | 2015-01-06 | Silanna Semiconductor U.S.A., Inc. | Power device integration on a common substrate |
US8847310B1 (en) | 2012-07-31 | 2014-09-30 | Azure Silicon LLC | Power device integration on a common substrate |
WO2014022092A1 (en) | 2012-07-31 | 2014-02-06 | Io Semiconductor Inc. | Power device integration on a common substrate |
CN103872108B (en) * | 2012-12-07 | 2019-01-15 | 中国科学院微电子研究所 | A kind of IGBT structure and preparation method thereof |
US9165921B2 (en) | 2012-12-17 | 2015-10-20 | Infineon Technology Ag | Transistor cell array including semiconductor diode |
JP2014120685A (en) * | 2012-12-18 | 2014-06-30 | Toshiba Corp | Semiconductor device |
US9024413B2 (en) | 2013-01-17 | 2015-05-05 | Infineon Technologies Ag | Semiconductor device with IGBT cell and desaturation channel structure |
US9024328B2 (en) | 2013-07-02 | 2015-05-05 | General Electric Company | Metal-oxide-semiconductor (MOS) devices with increased channel periphery and methods of manufacture |
US9748341B2 (en) | 2013-07-02 | 2017-08-29 | General Electric Company | Metal-oxide-semiconductor (MOS) devices with increased channel periphery |
JP6135364B2 (en) * | 2013-07-26 | 2017-05-31 | 住友電気工業株式会社 | Silicon carbide semiconductor device and manufacturing method thereof |
US9559198B2 (en) | 2013-08-27 | 2017-01-31 | Nxp Usa, Inc. | Semiconductor device and method of manufacture therefor |
US9716151B2 (en) | 2013-09-24 | 2017-07-25 | Semiconductor Components Industries, Llc | Schottky device having conductive trenches and a multi-concentration doping profile therebetween |
US20150118810A1 (en) * | 2013-10-24 | 2015-04-30 | Madhur Bobde | Buried field ring field effect transistor (buf-fet) integrated with cells implanted with hole supply path |
US10325988B2 (en) | 2013-12-13 | 2019-06-18 | Power Integrations, Inc. | Vertical transistor device structure with cylindrically-shaped field plates |
US9543396B2 (en) | 2013-12-13 | 2017-01-10 | Power Integrations, Inc. | Vertical transistor device structure with cylindrically-shaped regions |
US9337270B2 (en) * | 2013-12-19 | 2016-05-10 | Infineon Technologies Ag | Semiconductor device |
US9337185B2 (en) * | 2013-12-19 | 2016-05-10 | Infineon Technologies Ag | Semiconductor devices |
US9887259B2 (en) | 2014-06-23 | 2018-02-06 | Vishay-Siliconix | Modulated super junction power MOSFET devices |
US10483389B2 (en) * | 2014-07-02 | 2019-11-19 | Hestia Power Inc. | Silicon carbide semiconductor device |
EP3183753A4 (en) | 2014-08-19 | 2018-01-10 | Vishay-Siliconix | Electronic circuit |
CN106575666B (en) | 2014-08-19 | 2021-08-06 | 维西埃-硅化物公司 | Super junction metal oxide semiconductor field effect transistor |
US9425304B2 (en) | 2014-08-21 | 2016-08-23 | Vishay-Siliconix | Transistor structure with improved unclamped inductive switching immunity |
WO2016051970A1 (en) * | 2014-09-30 | 2016-04-07 | 富士電機株式会社 | Semiconductor device and semiconductor device manufacturing method |
US9627328B2 (en) | 2014-10-09 | 2017-04-18 | Infineon Technologies Americas Corp. | Semiconductor structure having integrated snubber resistance |
JP2016096307A (en) * | 2014-11-17 | 2016-05-26 | トヨタ自動車株式会社 | Semiconductor device |
DE102014117780B4 (en) | 2014-12-03 | 2018-06-21 | Infineon Technologies Ag | Semiconductor device with a trench electrode and method of manufacture |
US9837526B2 (en) | 2014-12-08 | 2017-12-05 | Nxp Usa, Inc. | Semiconductor device wtih an interconnecting semiconductor electrode between first and second semiconductor electrodes and method of manufacture therefor |
DE102014119465B3 (en) | 2014-12-22 | 2016-05-25 | Infineon Technologies Ag | SEMICONDUCTOR DEVICE WITH STRIPULAR TRENCHGATE STRUCTURES, TRANSISTORMESIS AND DIODE MESAS |
JPWO2016113865A1 (en) * | 2015-01-14 | 2017-07-13 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
US9780189B2 (en) | 2015-06-03 | 2017-10-03 | Silanna Asia Pte Ltd | Transistor with contacted deep well region |
DE102015017270B3 (en) | 2015-10-22 | 2022-12-15 | Infineon Technologies Ag | Power semiconductor transistor with a fully depleted channel region |
DE102015117994B8 (en) * | 2015-10-22 | 2018-08-23 | Infineon Technologies Ag | Power semiconductor transistor with a fully depleted channel region |
US10348295B2 (en) | 2015-11-19 | 2019-07-09 | Nxp Usa, Inc. | Packaged unidirectional power transistor and control circuit therefore |
DE102015224965A1 (en) * | 2015-12-11 | 2017-06-14 | Robert Bosch Gmbh | Area-optimized transistor with superlattice structures |
TWI574323B (en) * | 2015-12-24 | 2017-03-11 | The Method of Power Rectifier Diode | |
DE102016109235B4 (en) * | 2016-05-19 | 2019-02-14 | Infineon Technologies Ag | ELECTRICAL ASSEMBLY CONTAINING A REVERSE CONDUCTIVE SWITCHING DEVICE AND AN EQUIVALENT DEVICE |
KR101836256B1 (en) * | 2016-06-24 | 2018-03-08 | 현대자동차 주식회사 | Semiconductor device and method manufacturing the same |
TWI658568B (en) * | 2017-01-03 | 2019-05-01 | Leadtrend Technology Corporation | High-voltage semiconductor device and synchronous-rectification controller |
US10083897B2 (en) | 2017-02-20 | 2018-09-25 | Silanna Asia Pte Ltd | Connection arrangements for integrated lateral diffusion field effect transistors having a backside contact |
US9923059B1 (en) | 2017-02-20 | 2018-03-20 | Silanna Asia Pte Ltd | Connection arrangements for integrated lateral diffusion field effect transistors |
US10601413B2 (en) * | 2017-09-08 | 2020-03-24 | Cree, Inc. | Power switching devices with DV/DT capability and methods of making such devices |
CN107863386B (en) * | 2017-09-14 | 2023-09-29 | 华羿微电子股份有限公司 | Trench MOS device integrated with TMBS structure and manufacturing method thereof |
SE541402C2 (en) * | 2017-09-15 | 2019-09-17 | Ascatron Ab | Integration of a schottky diode with a mosfet |
SE541290C2 (en) | 2017-09-15 | 2019-06-11 | Ascatron Ab | A method for manufacturing a grid |
SE541466C2 (en) | 2017-09-15 | 2019-10-08 | Ascatron Ab | A concept for silicon carbide power devices |
SE541291C2 (en) | 2017-09-15 | 2019-06-11 | Ascatron Ab | Feeder design with high current capability |
JP6988518B2 (en) | 2018-01-26 | 2022-01-05 | 株式会社デンソー | Rectifier and rotary machine |
DE102018103973B4 (en) | 2018-02-22 | 2020-12-03 | Infineon Technologies Ag | SILICON CARBIDE SEMICONDUCTOR COMPONENT |
US10608122B2 (en) | 2018-03-13 | 2020-03-31 | Semicondutor Components Industries, Llc | Schottky device and method of manufacture |
DE102019111308A1 (en) | 2018-05-07 | 2019-11-07 | Infineon Technologies Ag | SILICON CARBIDE SEMICONDUCTOR ELEMENT |
DE102018124740A1 (en) | 2018-10-08 | 2020-04-09 | Infineon Technologies Ag | SEMICONDUCTOR COMPONENT WITH A SIC SEMICONDUCTOR BODY AND METHOD FOR PRODUCING A SEMICONDUCTOR COMPONENT |
US10586845B1 (en) | 2018-11-16 | 2020-03-10 | Infineon Technologies Ag | SiC trench transistor device and methods of manufacturing thereof |
US10903322B2 (en) | 2018-11-16 | 2021-01-26 | Infineon Technologies Ag | SiC power semiconductor device with integrated body diode |
JP7257912B2 (en) * | 2019-08-01 | 2023-04-14 | 三菱電機株式会社 | semiconductor equipment |
US20220293786A1 (en) * | 2021-03-10 | 2022-09-15 | Nami MOS CO., LTD. | An improved shielded gate trench mosfet with low on-resistance |
CN115566015A (en) * | 2021-08-20 | 2023-01-03 | 台湾积体电路制造股份有限公司 | Semiconductor device and method for manufacturing the same |
CN115954355B (en) * | 2023-03-06 | 2023-06-09 | 合肥晶合集成电路股份有限公司 | Semiconductor device with a semiconductor layer having a plurality of semiconductor layers |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5111253A (en) * | 1989-05-09 | 1992-05-05 | General Electric Company | Multicellular FET having a Schottky diode merged therewith |
EP0580452A1 (en) * | 1992-07-24 | 1994-01-26 | SILICONIX Incorporated | Field effect trench transistor having lightly doped epitaxial region on the surface portion thereof |
US5365102A (en) * | 1993-07-06 | 1994-11-15 | North Carolina State University | Schottky barrier rectifier with MOS trench |
EP0720235A2 (en) * | 1994-12-30 | 1996-07-03 | SILICONIX Incorporated | Trench MOSFET with heavily doped delta-layer to provide low on-resistance |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3906540A (en) * | 1973-04-02 | 1975-09-16 | Nat Semiconductor Corp | Metal-silicide Schottky diode employing an aluminum connector |
JPH0612828B2 (en) * | 1983-06-30 | 1994-02-16 | 株式会社東芝 | Semiconductor device |
US4672407A (en) * | 1984-05-30 | 1987-06-09 | Kabushiki Kaisha Toshiba | Conductivity modulated MOSFET |
JPH0693512B2 (en) * | 1986-06-17 | 1994-11-16 | 日産自動車株式会社 | Vertical MOSFET |
JPH0685441B2 (en) * | 1986-06-18 | 1994-10-26 | 日産自動車株式会社 | Semiconductor device |
US5021840A (en) * | 1987-08-18 | 1991-06-04 | Texas Instruments Incorporated | Schottky or PN diode with composite sidewall |
US4827321A (en) * | 1987-10-29 | 1989-05-02 | General Electric Company | Metal oxide semiconductor gated turn off thyristor including a schottky contact |
US4967243A (en) * | 1988-07-19 | 1990-10-30 | General Electric Company | Power transistor structure with high speed integral antiparallel Schottky diode |
US5072266A (en) * | 1988-12-27 | 1991-12-10 | Siliconix Incorporated | Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry |
EP0438700A1 (en) * | 1990-01-25 | 1991-07-31 | Asea Brown Boveri Ag | Turn-off MOS-controlled power semiconductor device and method of making the same |
JP2692350B2 (en) * | 1990-04-02 | 1997-12-17 | 富士電機株式会社 | MOS type semiconductor device |
US5168331A (en) * | 1991-01-31 | 1992-12-01 | Siliconix Incorporated | Power metal-oxide-semiconductor field effect transistor |
JPH04291767A (en) * | 1991-03-20 | 1992-10-15 | Fuji Electric Co Ltd | Conductivity modulation mosfet |
JP3156300B2 (en) * | 1991-10-07 | 2001-04-16 | 株式会社デンソー | Vertical semiconductor device |
JP2837033B2 (en) * | 1992-07-21 | 1998-12-14 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
GB9215653D0 (en) * | 1992-07-23 | 1992-09-09 | Philips Electronics Uk Ltd | A method of manufacturing a semiconductor device comprising an insulated gate field effect device |
GB9216599D0 (en) * | 1992-08-05 | 1992-09-16 | Philips Electronics Uk Ltd | A semiconductor device comprising a vertical insulated gate field effect device and a method of manufacturing such a device |
JP3334290B2 (en) * | 1993-11-12 | 2002-10-15 | 株式会社デンソー | Semiconductor device |
US5396085A (en) * | 1993-12-28 | 1995-03-07 | North Carolina State University | Silicon carbide switching device with rectifying-gate |
JPH08148699A (en) * | 1994-11-21 | 1996-06-07 | Shindengen Electric Mfg Co Ltd | Rectifier diode |
JPH08204179A (en) * | 1995-01-26 | 1996-08-09 | Fuji Electric Co Ltd | Silicon carbide trench mosfet |
US5856692A (en) * | 1995-06-02 | 1999-01-05 | Siliconix Incorporated | Voltage-clamped power accumulation-mode MOSFET |
DE69617098T2 (en) * | 1995-06-02 | 2002-04-18 | Siliconix Inc | Trench gate power MOSFET with protective diodes arranged in a periodic arrangement |
US5689128A (en) * | 1995-08-21 | 1997-11-18 | Siliconix Incorporated | High density trenched DMOS transistor |
US5814858A (en) * | 1996-03-15 | 1998-09-29 | Siliconix Incorporated | Vertical power MOSFET having reduced sensitivity to variations in thickness of epitaxial layer |
-
1997
- 1997-08-28 US US08/920,330 patent/US6049108A/en not_active Expired - Lifetime
-
1998
- 1998-08-14 DE DE69841541T patent/DE69841541D1/en not_active Expired - Lifetime
- 1998-08-14 EP EP98115325A patent/EP0899791B1/en not_active Expired - Lifetime
- 1998-08-26 JP JP24056598A patent/JP2997247B2/en not_active Expired - Fee Related
- 1998-08-28 KR KR1019980035793A patent/KR100326475B1/en not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5111253A (en) * | 1989-05-09 | 1992-05-05 | General Electric Company | Multicellular FET having a Schottky diode merged therewith |
EP0580452A1 (en) * | 1992-07-24 | 1994-01-26 | SILICONIX Incorporated | Field effect trench transistor having lightly doped epitaxial region on the surface portion thereof |
US5365102A (en) * | 1993-07-06 | 1994-11-15 | North Carolina State University | Schottky barrier rectifier with MOS trench |
EP0720235A2 (en) * | 1994-12-30 | 1996-07-03 | SILICONIX Incorporated | Trench MOSFET with heavily doped delta-layer to provide low on-resistance |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4050648A4 (en) * | 2019-10-24 | 2023-12-27 | Hitachi Power Semiconductor Device, Ltd. | Semiconductor device, rectifying element using same, and alternator |
US11004940B1 (en) | 2020-07-31 | 2021-05-11 | Genesic Semiconductor Inc. | Manufacture of power devices having increased cross over current |
US11798994B2 (en) | 2020-07-31 | 2023-10-24 | Genesic Semiconductor Inc. | Manufacture of power devices having increased cross over current |
WO2022047349A2 (en) | 2020-08-31 | 2022-03-03 | Genesic Semiconductor Inc. | Design and manufacture of improved power devices |
Also Published As
Publication number | Publication date |
---|---|
EP0899791A3 (en) | 1999-09-01 |
KR100326475B1 (en) | 2002-05-09 |
KR19990024045A (en) | 1999-03-25 |
JPH11154748A (en) | 1999-06-08 |
DE69841541D1 (en) | 2010-04-22 |
EP0899791A2 (en) | 1999-03-03 |
JP2997247B2 (en) | 2000-01-11 |
US6049108A (en) | 2000-04-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0899791B1 (en) | Trench-gated MOSFET with bidirectional voltage clamping | |
US6388286B1 (en) | Power semiconductor devices having trench-based gate electrodes and field plates | |
US6621121B2 (en) | Vertical MOSFETs having trench-based gate electrodes within deeper trench-based source electrodes | |
US6140678A (en) | Trench-gated power MOSFET with protective diode | |
US6078090A (en) | Trench-gated Schottky diode with integral clamping diode | |
EP0746030B1 (en) | Trench-gated power MOSFET with protective diodes in a periodically repeating pattern | |
US7323386B2 (en) | Method of fabricating semiconductor device containing dielectrically isolated PN junction for enhanced breakdown characteristics | |
US6825105B2 (en) | Manufacture of semiconductor devices with Schottky barriers | |
EP0829099B1 (en) | Bidirectional blocking accumulation-mode trench power mosfet | |
EP1113501A2 (en) | Power MOSFET having a trench gate electrode | |
EP1323191A2 (en) | Trench dmos transistor with embedded trench schottky rectifier | |
EP0746029B9 (en) | Voltage-clamped power accumulation-mode MOSFET | |
EP1178539A2 (en) | Schottky field-effect transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE IT |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
17P | Request for examination filed |
Effective date: 19991113 |
|
AKX | Designation fees paid |
Free format text: DE IT |
|
17Q | First examination report despatched |
Effective date: 20041103 |
|
17Q | First examination report despatched |
Effective date: 20041103 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 29/06 20060101ALN20090615BHEP Ipc: H01L 29/08 20060101ALI20090615BHEP Ipc: H01L 29/10 20060101ALI20090615BHEP Ipc: H01L 29/872 20060101ALI20090615BHEP Ipc: H01L 21/336 20060101ALI20090615BHEP Ipc: H01L 29/78 20060101AFI20090615BHEP |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE IT |
|
REF | Corresponds to: |
Ref document number: 69841541 Country of ref document: DE Date of ref document: 20100422 Kind code of ref document: P |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20101213 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20140827 Year of fee payment: 17 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20140826 Year of fee payment: 17 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 69841541 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20150814 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20160301 |