EP0760135A4 - Method and apparatus for maintaining transaction ordering and supporting deferred replies in a bus bridge - Google Patents

Method and apparatus for maintaining transaction ordering and supporting deferred replies in a bus bridge

Info

Publication number
EP0760135A4
EP0760135A4 EP95920452A EP95920452A EP0760135A4 EP 0760135 A4 EP0760135 A4 EP 0760135A4 EP 95920452 A EP95920452 A EP 95920452A EP 95920452 A EP95920452 A EP 95920452A EP 0760135 A4 EP0760135 A4 EP 0760135A4
Authority
EP
European Patent Office
Prior art keywords
bus bridge
transaction ordering
maintaining transaction
supporting
deferred replies
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP95920452A
Other languages
German (de)
French (fr)
Other versions
EP0760135B1 (en
EP0760135A1 (en
Inventor
D Michael Bell
Mark A Gonzales
Susan S Meredith
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of EP0760135A1 publication Critical patent/EP0760135A1/en
Publication of EP0760135A4 publication Critical patent/EP0760135A4/en
Application granted granted Critical
Publication of EP0760135B1 publication Critical patent/EP0760135B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
EP95920452A 1994-05-20 1995-05-16 Method and apparatus for maintaining transaction ordering and supporting deferred replies in a bus bridge Expired - Lifetime EP0760135B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US247026 1988-09-20
US08/247,026 US5535340A (en) 1994-05-20 1994-05-20 Method and apparatus for maintaining transaction ordering and supporting deferred replies in a bus bridge
PCT/US1995/006089 WO1995032474A1 (en) 1994-05-20 1995-05-16 Method and apparatus for maintaining transaction ordering and supporting deferred replies in a bus bridge

Publications (3)

Publication Number Publication Date
EP0760135A1 EP0760135A1 (en) 1997-03-05
EP0760135A4 true EP0760135A4 (en) 1997-09-24
EP0760135B1 EP0760135B1 (en) 2001-01-17

Family

ID=22933236

Family Applications (1)

Application Number Title Priority Date Filing Date
EP95920452A Expired - Lifetime EP0760135B1 (en) 1994-05-20 1995-05-16 Method and apparatus for maintaining transaction ordering and supporting deferred replies in a bus bridge

Country Status (8)

Country Link
US (1) US5535340A (en)
EP (1) EP0760135B1 (en)
JP (1) JP3275051B2 (en)
AU (1) AU2589895A (en)
CA (1) CA2186598C (en)
DE (1) DE69519926T2 (en)
TW (1) TW279943B (en)
WO (1) WO1995032474A1 (en)

Families Citing this family (85)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5615343A (en) 1993-06-30 1997-03-25 Intel Corporation Method and apparatus for performing deferred transactions
US6212589B1 (en) * 1995-01-27 2001-04-03 Intel Corporation System resource arbitration mechanism for a host bridge
US5832241A (en) * 1995-02-23 1998-11-03 Intel Corporation Data consistency across a bus transactions that impose ordering constraints
US5640520A (en) * 1995-05-01 1997-06-17 Intel Corporation Mechanism for supporting out-of-order service of bus requests with in-order only requesters devices
JPH08314854A (en) * 1995-05-17 1996-11-29 Hitachi Ltd Data transfer system and related apparatus
US6104876A (en) * 1995-06-07 2000-08-15 Cirrus Logic, Inc. PCI bus master retry fixup
US5812799A (en) * 1995-06-07 1998-09-22 Microunity Systems Engineering, Inc. Non-blocking load buffer and a multiple-priority memory system for real-time multiprocessing
US5778434A (en) * 1995-06-07 1998-07-07 Seiko Epson Corporation System and method for processing multiple requests and out of order returns
US5682512A (en) * 1995-06-30 1997-10-28 Intel Corporation Use of deferred bus access for address translation in a shared memory clustered computer system
US5761444A (en) * 1995-09-05 1998-06-02 Intel Corporation Method and apparatus for dynamically deferring transactions
US5696910A (en) * 1995-09-26 1997-12-09 Intel Corporation Method and apparatus for tracking transactions in a pipelined bus
US5859988A (en) * 1995-09-29 1999-01-12 Intel Corporation Triple-port bus bridge
US6108735A (en) * 1995-09-29 2000-08-22 Intel Corporation Method and apparatus for responding to unclaimed bus transactions
US5771359A (en) * 1995-10-13 1998-06-23 Compaq Computer Corporation Bridge having a data buffer for each bus master
US5632021A (en) * 1995-10-25 1997-05-20 Cisco Systems Inc. Computer system with cascaded peripheral component interconnect (PCI) buses
US5682509A (en) * 1995-12-13 1997-10-28 Ast Research, Inc. Bus interface to a RAID architecture
US5764929A (en) * 1995-12-18 1998-06-09 International Business Machines Corporation Method and apparatus for improving bus bandwidth by reducing redundant access attempts
US5850530A (en) * 1995-12-18 1998-12-15 International Business Machines Corporation Method and apparatus for improving bus efficiency by enabling arbitration based upon availability of completion data
US5712986A (en) * 1995-12-19 1998-01-27 Ncr Corporation Asynchronous PCI-to-PCI Bridge
US5911052A (en) * 1996-07-01 1999-06-08 Sun Microsystems, Inc. Split transaction snooping bus protocol
US6179489B1 (en) 1997-04-04 2001-01-30 Texas Instruments Incorporated Devices, methods, systems and software products for coordination of computer main microprocessor and second microprocessor coupled thereto
US5987590A (en) * 1996-04-02 1999-11-16 Texas Instruments Incorporated PC circuits, systems and methods
US5802055A (en) * 1996-04-22 1998-09-01 Apple Computer, Inc. Method and apparatus for dynamic buffer allocation in a bus bridge for pipelined reads
US5850557A (en) 1996-05-10 1998-12-15 Intel Corporation Method and apparatus for reducing bus bridge thrashing by temporarily masking agent requests to allow conflicting requests to be completed
US6026460A (en) * 1996-05-10 2000-02-15 Intel Corporation Method and apparatus for sequencing system bus grants and disabling a posting buffer in a bus bridge to improve bus efficiency
US5872941A (en) * 1996-06-05 1999-02-16 Compaq Computer Corp. Providing data from a bridge to a requesting device while the bridge is receiving the data
US5987539A (en) * 1996-06-05 1999-11-16 Compaq Computer Corporation Method and apparatus for flushing a bridge device read buffer
US6052513A (en) * 1996-06-05 2000-04-18 Compaq Computer Corporation Multi-threaded bus master
US5903906A (en) * 1996-06-05 1999-05-11 Compaq Computer Corporation Receiving a write request that allows less than one cache line of data to be written and issuing a subsequent write request that requires at least one cache line of data to be written
US6055590A (en) * 1996-06-05 2000-04-25 Compaq Computer Corporation Bridge circuit comprising independent transaction buffers with control logic adapted to store overflow data in second buffer when transaction size exceeds the first buffer size
US5872939A (en) * 1996-06-05 1999-02-16 Compaq Computer Corporation Bus arbitration
US6108741A (en) * 1996-06-05 2000-08-22 Maclaren; John M. Ordering transactions
US6021480A (en) * 1996-06-05 2000-02-01 Compaq Computer Corporation Aligning a memory read request with a cache line boundary when the request is for data beginning at a location in the middle of the cache line
US6075929A (en) * 1996-06-05 2000-06-13 Compaq Computer Corporation Prefetching data in response to a read transaction for which the requesting device relinquishes control of the data bus while awaiting data requested in the transaction
US6035362A (en) * 1996-06-05 2000-03-07 Goodrum; Alan L. Storing data associated with one request while continuing to store data associated with a previous request from the same device
US6055598A (en) * 1996-09-26 2000-04-25 Vlsi Technology, Inc. Arrangement and method for allowing sequence-independent command responses across a computer bus bridge
US6092141A (en) * 1996-09-26 2000-07-18 Vlsi Technology, Inc. Selective data read-ahead in bus-to-bus bridge architecture
US5953538A (en) * 1996-11-12 1999-09-14 Digital Equipment Corporation Method and apparatus providing DMA transfers between devices coupled to different host bus bridges
US5905876A (en) * 1996-12-16 1999-05-18 Intel Corporation Queue ordering for memory and I/O transactions in a multiple concurrent transaction computer system
KR100243271B1 (en) * 1996-12-20 2000-02-01 윤종용 Apparatus and method thereof for command queue of the disk data reproducing system
US5870567A (en) * 1996-12-31 1999-02-09 Compaq Computer Corporation Delayed transaction protocol for computer system bus
US6138192A (en) * 1996-12-31 2000-10-24 Compaq Computer Corporation Delivering a request to write or read data before delivering an earlier write request
US6105119A (en) * 1997-04-04 2000-08-15 Texas Instruments Incorporated Data transfer circuitry, DSP wrapper circuitry and improved processor devices, methods and systems
US5909559A (en) * 1997-04-04 1999-06-01 Texas Instruments Incorporated Bus bridge device including data bus of first width for a first processor, memory controller, arbiter circuit and second processor having a different second data width
US6249363B1 (en) * 1997-07-23 2001-06-19 Hitachi, Ltd. Optical communication method, optical linking device and optical communication system
US6442632B1 (en) 1997-09-05 2002-08-27 Intel Corporation System resource arbitration mechanism for a host bridge
US6128677A (en) * 1997-10-15 2000-10-03 Intel Corporation System and method for improved transfer of data between multiple processors and I/O bridges
US5987555A (en) * 1997-12-22 1999-11-16 Compaq Computer Corporation Dynamic delayed transaction discard counter in a bus bridge of a computer system
US6195722B1 (en) * 1998-01-26 2001-02-27 Intel Corporation Method and apparatus for deferring transactions on a host bus having a third party agent
US6073198A (en) * 1998-03-31 2000-06-06 Micron Electronics, Inc. System for peer-to-peer mastering over a computer bus
US6163815A (en) * 1998-05-27 2000-12-19 International Business Machines Corporation Dynamic disablement of a transaction ordering in response to an error
US6434639B1 (en) 1998-11-13 2002-08-13 Intel Corporation System for combining requests associated with one or more memory locations that are collectively associated with a single cache line to furnish a single memory operation
US6202112B1 (en) * 1998-12-03 2001-03-13 Intel Corporation Arbitration methods to avoid deadlock and livelock when performing transactions across a bridge
US6385686B1 (en) * 1999-07-13 2002-05-07 Micron Technology, Inc. Apparatus for supporting multiple delayed read transactions between computer buses
US6381667B1 (en) * 1999-07-13 2002-04-30 Micron Technology, Inc. Method for supporting multiple delayed read transactions between computer buses
US6801971B1 (en) * 1999-09-10 2004-10-05 Agere Systems Inc. Method and system for shared bus access
US6473834B1 (en) * 1999-12-22 2002-10-29 Unisys Method and apparatus for prevent stalling of cache reads during return of multiple data words
US6609171B1 (en) * 1999-12-29 2003-08-19 Intel Corporation Quad pumped bus architecture and protocol
US6691200B1 (en) 2001-05-01 2004-02-10 Pericom Semiconductor Corp. Multi-port PCI-to-PCI bridge with combined address FIFOs but separate data FIFOs for concurrent transactions
US6832279B1 (en) * 2001-05-17 2004-12-14 Cisco Systems, Inc. Apparatus and technique for maintaining order among requests directed to a same address on an external bus of an intermediate network node
US20020199032A1 (en) * 2001-06-12 2002-12-26 Verano Deferred response component manager
US6877060B2 (en) * 2001-08-20 2005-04-05 Intel Corporation Dynamic delayed transaction buffer configuration based on bus frequency
US6766386B2 (en) * 2001-08-28 2004-07-20 Broadcom Corporation Method and interface for improved efficiency in performing bus-to-bus read data transfers
US7080187B2 (en) * 2001-12-20 2006-07-18 Intel Corporation Bug segment decoder
US6801972B2 (en) * 2002-02-15 2004-10-05 Lsi Logic Corporation Interface shutdown mode for a data bus slave
US6725306B2 (en) * 2002-02-27 2004-04-20 Lsi Logic Corporation DEBUG mode for a data bus
US7174401B2 (en) * 2002-02-28 2007-02-06 Lsi Logic Corporation Look ahead split release for a data bus
US6877048B2 (en) * 2002-03-12 2005-04-05 International Business Machines Corporation Dynamic memory allocation between inbound and outbound buffers in a protocol handler
US6948019B2 (en) * 2002-04-30 2005-09-20 Lsi Logic Corporation Apparatus for arbitrating non-queued split master devices on a data bus
ATE542181T1 (en) * 2004-10-28 2012-02-15 Magima Digital Information Co Ltd ARBITRATION AND ARBITRATION PROCEDURES THEREOF
US20060193318A1 (en) * 2005-02-28 2006-08-31 Sriram Narasimhan Method and apparatus for processing inbound and outbound quanta of data
US7693145B2 (en) * 2005-02-28 2010-04-06 Hewlett-Packard Development Company, L.P. Method and apparatus for direct reception of inbound data
US7519754B2 (en) * 2005-12-28 2009-04-14 Silicon Storage Technology, Inc. Hard disk drive cache memory and playback device
US20070147115A1 (en) * 2005-12-28 2007-06-28 Fong-Long Lin Unified memory and controller
US20080270658A1 (en) * 2007-04-27 2008-10-30 Matsushita Electric Industrial Co., Ltd. Processor system, bus controlling method, and semiconductor device
US9461930B2 (en) 2009-04-27 2016-10-04 Intel Corporation Modifying data streams without reordering in a multi-thread, multi-flow network processor
US8949500B2 (en) 2011-08-08 2015-02-03 Lsi Corporation Non-blocking processor bus bridge for network processors or the like
US8489791B2 (en) 2010-03-12 2013-07-16 Lsi Corporation Processor bus bridge security feature for network processors or the like
JP5332905B2 (en) * 2009-05-26 2013-11-06 富士通セミコンダクター株式会社 Bus control system and semiconductor integrated circuit
CN101930416B (en) * 2009-06-21 2013-05-29 先耀无线股份有限公司 Hardware assisted inter-processor communication
US10877669B1 (en) * 2011-06-30 2020-12-29 Amazon Technologies, Inc. System and method for providing a committed throughput level in a data store
US8490107B2 (en) 2011-08-08 2013-07-16 Arm Limited Processing resource allocation within an integrated circuit supporting transaction requests of different priority levels
US9229896B2 (en) * 2012-12-21 2016-01-05 Apple Inc. Systems and methods for maintaining an order of read and write transactions in a computing system
US11074007B2 (en) 2018-08-08 2021-07-27 Micron Technology, Inc. Optimize information requests to a memory system
US10969994B2 (en) * 2018-08-08 2021-04-06 Micron Technology, Inc. Throttle response signals from a memory system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5124981A (en) * 1990-03-09 1992-06-23 International Business Machines Corporation Access control method for dqdb network
US5327570A (en) * 1991-07-22 1994-07-05 International Business Machines Corporation Multiprocessor system having local write cache within each data processor node
US5369748A (en) * 1991-08-23 1994-11-29 Nexgen Microsystems Bus arbitration in a dual-bus architecture where one bus has relatively high latency
US5333276A (en) * 1991-12-27 1994-07-26 Intel Corporation Method and apparatus for priority selection of commands

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
No further relevant documents disclosed *

Also Published As

Publication number Publication date
AU2589895A (en) 1995-12-18
JP3275051B2 (en) 2002-04-15
CA2186598C (en) 2002-07-30
DE69519926T2 (en) 2001-08-02
TW279943B (en) 1996-07-01
EP0760135B1 (en) 2001-01-17
EP0760135A1 (en) 1997-03-05
JPH10504665A (en) 1998-05-06
WO1995032474A1 (en) 1995-11-30
CA2186598A1 (en) 1995-11-30
US5535340A (en) 1996-07-09
DE69519926D1 (en) 2001-02-22

Similar Documents

Publication Publication Date Title
EP0760135A4 (en) Method and apparatus for maintaining transaction ordering and supporting deferred replies in a bus bridge
EP0760136A4 (en) Method and apparatus for maintaining transaction ordering and arbitrating in a bus bridge
ZA95214B (en) System and method for conducting cashless transaction
AU3506295A (en) Method and apparatus for performing deferred transactions
GB2328310B (en) Electronic transaction apparatus and method therefor
IL136172A0 (en) Method and apparatus for facilitating computer network transactions
GB2314359B (en) Apparatus and method for facilitating well completion
EP0689353A3 (en) Display method and apparatus
IL117195A0 (en) Method and apparatus for conducting computerized commerce
SI0640569T1 (en) Method and apparatus for bending glass-sheets
EP0730766A4 (en) Computer method and apparatus for asynchronous ordered operations
IL134178A0 (en) Method and system for conducting electronic commerce transactions
EP0689030A3 (en) Displacement measuring method and apparatus
HUT76463A (en) System and method for transactions of commerce
SG66439A1 (en) A method and apparatus for data ordering of i/o transfers in bi-modal powerpc systems
IL117790A0 (en) Method and apparatus for displaying information in a communication system
GB2328168B (en) Method and apparatus for entering and displaying structure information in a machining system
GB9503695D0 (en) Alignment apparatus and method
GB9922881D0 (en) Reflectivity measuring apparatus and method
EP0725270A4 (en) Optical measuring method and apparatus therefor
GB9510390D0 (en) Method and apparatus for registering bottles
EP0727507A3 (en) Apparatus and method for making free standing diamond
FI972506A0 (en) A method and apparatus for selecting an option or options in a computer system
AU8876891A (en) Method and apparatus for price display
EP0707285A3 (en) Method and apparatus for determining simple convex polygons

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19961214

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

RHK1 Main classification (correction)

Ipc: G06F 13/40

A4 Supplementary search report drawn up and despatched

Effective date: 19970808

AK Designated contracting states

Kind code of ref document: A4

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 19981113

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 69519926

Country of ref document: DE

Date of ref document: 20010222

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20120608

Year of fee payment: 18

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20140131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20130531

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20140514

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20140515

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 69519926

Country of ref document: DE

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 69519926

Country of ref document: DE

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20150515

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20150515