EP0587850A1 - A device with bonded conductive and insulating substrates and method therefor - Google Patents

A device with bonded conductive and insulating substrates and method therefor

Info

Publication number
EP0587850A1
EP0587850A1 EP19930907547 EP93907547A EP0587850A1 EP 0587850 A1 EP0587850 A1 EP 0587850A1 EP 19930907547 EP19930907547 EP 19930907547 EP 93907547 A EP93907547 A EP 93907547A EP 0587850 A1 EP0587850 A1 EP 0587850A1
Authority
EP
Grant status
Application
Patent type
Prior art keywords
dectrically
surface
conductive
substrate
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP19930907547
Other languages
German (de)
French (fr)
Other versions
EP0587850A4 (en )
Inventor
Anita G. Brandes
Shiuh-Hui Chen
Carl Ross
Roseann M. Tomasello
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Solutions Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01LMEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
    • G01L9/00Measuring steady or quasi-steady pressure of a fluid or a fluent solid material by electric or magnetic pressure-sensitive elements; Transmitting or indicating the displacement of mechanical pressure-sensitive elements, used to measure the steady or quasi-steady pressure of a fluid or fluent solid material by electric or magnetic means
    • G01L9/0041Transmitting or indicating the displacement of flexible diaphragms
    • G01L9/0072Transmitting or indicating the displacement of flexible diaphragms using variations in capacitance
    • G01L9/0073Transmitting or indicating the displacement of flexible diaphragms using variations in capacitance using a semiconductive diaphragm
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01LMEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
    • G01L9/00Measuring steady or quasi-steady pressure of a fluid or a fluent solid material by electric or magnetic pressure-sensitive elements; Transmitting or indicating the displacement of mechanical pressure-sensitive elements, used to measure the steady or quasi-steady pressure of a fluid or fluent solid material by electric or magnetic means
    • G01L9/0041Transmitting or indicating the displacement of flexible diaphragms
    • G01L9/0042Constructional details associated with semiconductive diaphragm sensors, e.g. etching, or constructional details of non-semiconductive diaphragms
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/43Electric condenser making

Abstract

Dispositif à substrats soudés et conducteurs, comprenant un substrat conducteur (509) dont une partie est dotée d'une couche d'isolation électrique (515). Device welded and conductive substrates, comprising a conductive substrate (509) of which is provided with an electrical insulation layer (515). Une couche électroconductrice (519) est formée sur la couche d'isolation électrique (515). An electrically conductive layer (519) is formed on the electrically insulating layer (515). On a prévu un substrat isolant (101) possédant une première face (103) et une seconde face opposée (105) dont une partie est dotée d'une couche électroconductrice (516). There is provided an insulating substrate (101) having a first face (103) and an opposing second face (105) of which is provided with an electrically conductive layer (516). Enfin, le substrat isolant (101) est soudé à la couche électroconductrice (519). Finally, the insulating substrate (101) is welded to the electrically conductive layer (519).

Description

A DEVICE WTTH BONDED CONDUCTIVE AND INSULATING SUBSTRATES AND METHOD THEREFOR

Field of the Invention

This invention is generally directed to the field of devices having bonded conductive and insulating substrates and more particularly to an apparatus and method for providing an improved device having bonded conductive and insulating substrates. These devices may be usefully applied to construction of capaάtive pressure sensors.

Background of the Invention

Devices having bonded conductive and insulating substrates are fabricated with many different materials. Some of these devices require a sealed chamber with an external electrical contact to an internal electrically conductive element. Devices that typically have a requirement for this type of structure include capaάtive pressure sensors. Considering the silicon variety of capaάtive pressure sensors, one feature some have in common is a pressurized chamber for storing a reference pressure. This chamber is typically formed during the fabrication process and includes a passageway to the external surface of the chamber. This passageway is used to extend an electrical contact from the inside of the chamber, where an electrical element is located, to the outside of the chamber where it can be connected to an external measurement circuit. During manufacture the passageway to the chamber must be sealed after a reference pressure is provided in the chamber. This passageway must be both electrically conductive and sealed, to capture the aforementioned reference pressure. A combination of metal and glass materials are often used to create these sealed chambers and attendant passageways. These materials are fused into a structure by many different processes. These processes can include the disposing of a liquefied metal into a glass structure having a passageway therein, and then the solidification of the metal forming a fused interface sealing the chamber. All of these metal and glass structures can suffer from a com¬ mon problem. This problem is the failure of the fused interface, thereby leaking the stored reference pressure from the chamber. This happens when the metal and glass structures are subjected to a large temperature transition, or many large temperature transitions. These failures occur because of the difference in the thermal coefficient of expansion of metal and glass. For example, if the metal is solder, the solder will shrink to a much greater extent than the glass during a falling temperature transition. This results in a large strain at the fused interface, causing a crack in the glass, a crack directly between the solder and the glass, or a crack in the solder. In some cases many thermal transitions may be necessary before these failures occur.

In FIG. 1 a specific example is illustrated. This figure shows a cross section of a device having a sealed chamber with an external electrical contact to an internal electrically conductive element, in this case a prior art capaάtive pressure sensor. This sensor uses a metal and glass structure to seal a first passageway 107 between a pressurized sealed chamber 125, in which a reference pressure is stored, and a first surface 103 of a glass substrate 101, where electrical interconnection to the capaάtive element is provided. The glass substrate 101 with the first surface 103 has an opposing second surface 105. The first passageway 107, and a second passageway 109 are provided through the glass substrate 101. The first passageway 107 is then processed to include a metal layer 111 that extends to a first predetermined area 113 on the opposing second surface 105. The second passageway 109 is also processed to include a metal layer 115 that extends to a second predetermined area 117 on the opposing second surface 105 of the glass substrate 101. A semiconductor substrate 119 is then attached to the opposing second surface 105 of the glass substrate 101 at locations shown by reference number 121 and to the second predetermined area 117. This attachment between the glass on the opposing second surface 105 and the semiconductor substrate 119, at locations shown by ref¬ erence number 121, is performed by anodic, or electrostatic, bonding. This anodic bond seals the glass and semiconductor substrate at locations shown by reference number 121. The bond between the metal layer 115 that extends to the second prede- termined area 117 and the semiconductor substrate 119, indicated by reference number 129, is the result, of a chemical reaction that fuses the semiconductor substrate 119 and the metal layer 115 with heat and pressure.

The chamber 125 is pressurized and then a quantity of solder 123, 127 is melted into the first and second passageways 107, 109. The solder 123 in the first passageway, when cool, forms a interface for sealing the chamber 125 and provides an electrical contact to an element of a capacitor, formed by the metal layer 111 covering the first predetermined area 113. The solder 127 in the second passageway 109 provides an electrical connection to a second ele¬ ment of the capacitor formed by the semiconductor substrate 119. The solder 123, 127 formed in the first and second passageways 107, 109 is used to connect the capacitor to an external measurement circuit. When this capacitor is subjected to differing pressures, a portion of the semiconductor substrate 119 is displaced, in relationship to the metalized first predetermined area 113, causing a change in distance between the elements of the. capacitor and thus capacitance.

The construction and sealing of the first passageway 107 is of particular concern. The temperature coefficient of solder and glass is substantially different. When the solder and glass structures are subjected to a temperature transition they expand or contract at different rates because of differing thermal coefficients of expansion. The differing rates cause stress to build up in the solder 123, particularly at the location denoted by reference number 102, and the glass substrate 101. This is undesirable because during large temperature transitions, at the location denoted by reference number 102, the glass substrate 101 and solder 123 will be over stressed and either or both will crack. This cracking causes the seal to be broken. When this seal is broken the reference pressure stored in chamber 125 is released and the sensor no longer can function as designed. Similar cracks in the glass-solder interface for the second passageway 109 have no effect on the chamber 125 because of the anodic bond at the locations shown by reference number 121. This anodic bond isolates the chamber 125 from any breaches in the second passageway 109.

What is needed is an improved device having a sealed chamber with an external electrical contact to an internal electrically conductive element.

Summary of the Invention

A device with bonded and conductive substrates is disclosed. This device includes a conductive substrate having an electrically insulating layer disposed on a portion thereon. An electrically conductive layer is disposed on the electrically insulating layer. Then an insulating substrate having a first surface and an opposing second surface with an electrically conductive coating disposed on a portion thereon is provided. Finally, the insulating substrate is bonded to the electrically conductive layer.

In a more specific embodiment a device having a sealed chamber with an external electrical contact to an internal electrically conductive element is disclosed. This device includes a conductive substrate having a first top surface with an electrically insulating layer located on a portion of the first top surface. The electrically insulating layer has a second top surface spaced apart from the first top surface of the conductive substrate. An electrically conductive layer is located on the electrically insulating layer and has a third top surface spaced apart from the second top surface of the electrically insulating layer. The third top surface defines a boundary for a first electrically conductive contact area. An insulating substrate is provided with a first surface and an opposing second surface, the opposing second surface has an electrically conductive coating located thereon and provides an internal electrically conductive element. The electrically conductive coating is connected, via a conductive feedthrough passageway, through the insulating substrate to the first surface of the insulating substrate and provides an external electrical contact. A portion of the electrically conductive coating, located on the opposing second surface of the insulating substrate provides a second electrically conductive contact area. The insulating sub¬ strate is bonded to the electrically conductive layer, and the first electrically conductive contact area of the electrically conductive layer and the second electrically conductive contact area of the electrically conductive coating located on the insulating substrate are connected forming an electrical connection located apart firom a sealed chamber, the sealed chamber located between the first top surface of the conductive substrate and the opposing second surface of the insulating substrate. Preferably, the internal electrically conductive element formed by the electrically conductive coating extends into the sealed chamber. Additionally a method for fabricating such devices is disclosed.

Brief Description of the Drawings

FIG. 1 is a schematic diagram of a prior art sealed pressure sensor as described in the background. FIG. 2 is a schematic diagram illustrating various process steps for providing a first capadtive element substrate useful in a sealed pressure sensor constructed in accordance with the invention.

FIG. 3 is a schematic diagram illustrating various process steps for providing a second capadtive element substrate useful in a sealed pressure sensor constructed in accordance with the invention.

FIG. 4 is a schematic diagram illustrating various process steps for combining the first capadtive element substrate described in FIG. 2 and the second capadtive element substrate described in FIG. 3 to provide a sealed pressure sensor.

FIG. 5 is a schematic diagram of the improved sealed pressure sensor that results from the process steps shown in FIG. 4 in accordance with the invention.

FIG. 6 is a schematic diagram of a portion of a metalized glass passageway, useful in a sealed pressure sensor, constructed in ac¬ cordance with the invention.

Detailed Description of a Preferred Embodiment

In FIG.'s 2, 3, and 4 a method is illustrated to teach a fabrication process to make a capadtive pressure sensor with an improved interface between the pressurized chamber and the external electrical contacts. This embodiment overcomes the defidendes of the prior art because the fragile glass and solder interface for the passageway 107 is no longer required to provide a seal. The apparatus resulting from the application of the present method is shown in FIG. 5 and will be described first.

FIG. 5 illustrates a capadtive pressure sensor 500 with a sealed pressure chamber 125. Note that reference numbers used in FIG.'s 2, 3, 4, 5, and 6 that are identical to the reference numbers used in FIG. 1 are used to identify identical corresponding elements. However, note that the passageway 107 in FIG.'s 3, , and 5 is located in a different position in substrate 103 than as shown in FIG.1.

A silicon substrate 509 is provided with a first top surface 511. This silicon substrate 509 forms a first electrode of a capadtor. Other conductive substrates, induding other semiconductor sub¬ strates, may be used for this function. An electrically insulating layer 515, in this case an oxide, or silicon dioxide, layer, is disposed on the first top surface 511 of the silicon substrate 509. The silicon dioxide layer 515 has a second top surface 510 spaced apart from the first top surface 511 of the silicon substrate 509. This silicon diox¬ ide layer 515 has a lower chamber aperture 521, and a feedthrough aperture 517 located therein. Both the lower chamber aperture 521, and the feedthrough aperture 517 originate on the second top surface 510 of the silicon dioxide layer 515 and condude on the first top surface 511 of the silicon substrate 509.

In the preferred embodiment a chemical vapor deposition pro¬ cess is used to dispose the silicon dioxide layer 515 and later to dis¬ pose a polysilicon layer 519. Various types of diemical vapor de- position, induding high pressure deposition useful in fabricating a capadtive pressure sensor in accordance with the invention are reviewed in the textbook "VLSI TECHNOLOGY" edited by S. M. Sze and published by McGraw-Hill Book Company in 1983. See pages 92-95 and 150-151.

An electrically conductive, in this case polysilicon, layer 519 is disposed on the second top surface 510 of the silicon dioxide layer 515. The polysilicon layer 519 has a third top surface 512 spaced apart from the second top surface 510 of the silicon dioxide layer 515. The polysilicon layer 519 extends through the feedthrough aperture 517 of the silicon dioxide layer 515 and is disposed on and conductively contacts the silicon substrate 509.

A chamber aperture 599 is located between the third top surface 512, of the polysilicon layer 519 and the second top surface 510 of the silicon dioxide layer 515. Further, an isolation trench 525 is disposed in the polysilicon layer 519. The isolation trench 525 originates at the third top surface 512 of the polysilicon layer 519 and terminates at the second top surface 510 of the silicon dioxide layer 515. This isolation trench 525 defines a boundary for a first electrically conductive contact area 522 on the third top surface 512 of the polysilicon layer 519. This isolation trendi 525 is used to electrically disconnect the first electrode of the capadtor, represented by the silicon substrate 509, from a second electrode of the capadtor described later. Note that during the processing of the polysilicon layer 519 a lower isolation trench 598 extends the isolation trench 525 through the silicon dioxide layer 515. This is the result of choosing an effident process and is not actually required because the isolation trench 525 in the polysilicon layer 519 isolates the first and second capadtive elements. However, the extension of the isolation trench 525 through the silicon dioxide layer 515 with the lower isolation trench 598 doesn't adversely effect the operation of the capadtive pressure sensor. A portion of the polysilicon layer 519, disposed separated from the first electrically conductive contact area 522, provides a second electrically conductive contact area 524.

Further, an essentially planar glass substrate 101 is provided and has a first surface 103 and an opposing second surface 105. A first laser drilled passageway 107 originates at a first orifice 501 on the first surface 103 and continues to a third orifice 505 located on the opposing second surface 105. The purpose of the first laser drilled passageway 107 is to provide an electrical contact to the sec- ond electrode of the capadtor. The first passageway 107 has a first inner surface 508. A first metal layer 111, composed of successive layers of chromium, nickel vanadium, and gold, is disposed on the first inner surface 508 starting at the first orifice 501. This first metal layer 111 then extends through the first passageway 107 and continues along the first inner surface 508 to the third orifice 505 on the opposing second surface 105 of the glass substrate 101.

The metals can be attached using many known methods. In the preferred embodiment a sputtering process is used. Various types of sputter deposition are reviewed in the textbook "VLSI TECHNOLOGY" edited by S. M. Sze and published by McGraw- Hill Book Company in 1983. See pages 358-361.

A second metal layer 516, electrically connected to the first metal layer 111, is composed of successive layers of chromium and gold. It starts at the third orifice 505 and continues on the oppos- ing second surface 105 to a first predetermined area 113. The second metal layer 516 located at this first predetermined area 113 serves as the second electrode of the capadtor, and also provides a third electrically conductive contact area 534, adjacent to the third orifice 505. The use of the third electrically conductive contact area 534 will be described below.

A second laser drilled passageway 109 originates at a second ori¬ fice 503, on the first surface 103 and continues to a fourth orifice 507 on the opposing second surface 105. The purpose of the second laser drilled passageway 109 is to provide an electrical contact to the first electrode of the capadtor. The second passageway 109 has a second inner surface 513. A third metal layer 115, composed of successive layers of chromium, nickel vanadium, and gold, is dis¬ posed on the second inner surface 513 starting at the second orifice 503. This third metal layer 115 then extends through the second passageway 109, along the second inner surface 513, and continues to the fourth orifice 507. A fourth metal layer 518, electrically connected to the third metal layer 115, is composed of successive layers of chromium and gold. It starts at the fourth orifice 507 and continues on the opposing second surface 105 to a predetermined area 117. This predetermined area 117 provides a fourth electrically conductive contact area 536 that will be described below.

The opposing second surface 105 of the glass substrate 101 is bonded, in this case anodically or electrostatically, as shown at ref- erence number 121, to the polysilicon layer 519. This bonds the glass substrate 101 to the polysilicon layer 519 and forms a sealed chamber 125, induding the chamber aperture 599 of the polysilicon layer 519, the lower chamber aperture 521 of the silicon dioxide layer 515, the isolation trench 525 and the lower isolation trench 598, all located between the opposing second surface 105 of said glass substrate 101 and the first top surface 511 of the silicon substrate 509, in which a reference pressure is stored. During this anodic bonding process the second metal layer 516, located at the third electrically conductive contact area 534, and the first electri- cally conductive contact area 522 of the polysilicon layer 519 are fused. This anodic bond as shown at reference number 121 and the fusing of the second metal layer 516, located at the third electrically conductive contact area 534, and the first electrically conductive contact area 522 of the polysilicon layer 519 provide a barrier between the first surface 103 of the glass substrate 101 and the chamber 125. This is because the passageway 107 and the orifice 505 are spaced away from the chamber 125, unlike the passageway 107 in the sensor shown in FIG. 1. Further, the fourth metal layer 518, located at the fourth electrically conductive contact area 536, and the second electrically conductive contact area 524 of the polysilicon layer 519 are fused. This provides an electrical connection between the first surface 103 of the glass substrate 101 and the polysilicon layer 519 and the first electrode of the capadtor represented by the silicon substrate 509.

Since the anodic bond as shown at reference number 121, the fusing of the second metal layer 516 located at the third electrically conductive contact area 534 and the first electrically conductive contact area 522 of the polysilicon layer 519 provide a seal for the chamber 125 and there is no need to rely on the solder to provide a seal in the first passageway 107 as the prior art did. If cracks in solder 123 in the passageway 107 in the glass substrate 101 occur they are inconsequential to the sealing of the chamber 125.

A first external electrical contact 568 to the first electrode of the capadtor, represented by the silicon substrate 509, is provided at the first surface 103 of the glass substrate 101. To aid connection a portion of solder 127 is melted into the second passageway 109 at the second orifice 503. A second external dectrical contact 567 to the second electrode of the capadtor, represented by the first metal coating 516, is provided at the first surface 103 of the glass substrate 101, spaced apart from the first external electrical contact 568. To aid connection a portion of solder 123 is melted into the first passageway 107 at the first orifice 501. The apparatus in FIG. 5 embodies the inventive design. Next the fabrication method is discussed.

FIG.'s 2, 3, and 4 provide the illustrations for the fabrication method tutorial. Starting in FIG. 2, a first step 200 is to provide a silicon substrate 509. This silicon substrate 509 has a first top surface 511. Then in step 202 a silicon dioxide layer 515 is disposed on the first top surface 511 of the silicon substrate 509. As mentioned earlier, a chemical vapor deposition process is used in this embodiment This silicon dioxide layer 515 is then patterned and the result is shown in step 204. The patterning opens a feedthrough aperture 517 through the silicon dioxide layer 515, to the first top surface 511 of the silicon substrate 509. The patterning process used in this embodiment is a photolithographic process of applying photoresist, exposing and developing the photoresist, etching the surface on which the photoresist was applied, and then removing the photoresist. This process is commonly known to those of ordinary skill in the art.

The next step 206, is to dispose a conductive polysilicon layer 519 on the silicon dioxide layer 515. Note that because a feedthrough aperture 517 was patterned in step 204 the polysilicon layer 519 disposes through the feedthrough aperture 517 and conductively contacts the silicon substrate 509.

Then the composite substrate 201 is patterned to open the chamber aperture 599, the lower chamber aperture 521, an isolation trench 525, and a lower isolation trench 598 through the polysilicon layer 519 and the silicon dioxide layer 515 to the silicon substrate 509. The result is shown in step 208.

Referring to FIG. 3, a next step 300, is to provide a glass substrate 101 having an first surface 103 and an opposing second surface 105.

The next step 302, is to provide a first passageway 107 and a sec- ond passageway 109, disposed between the first surface 103 and the opposing second surface 105 of the glass substrate 101. This is done by laser drilling through the glass substrate 101. Of course, other processes may be used.

The next step 304, is to dispose a metal layer 301 on the first sur- face 103, the opposing second surface 105 and in the first and second passageways 107, 109 of the glass substrate 101. For the capadtive pressure sensor being constructed, successive layers of chromium, nickel vanadium and gold are used on the first surface 103 and the first and second passageways 107, 109 and successive layers of chromium and gold are used on the opposing second sur¬ face 105. Of course, other metals can be used.

Then the glass substrate 101 is patterned to remove the excess metal layer on the first surface 103 and the opposing second surface 105. This step 306 provides a first metal layer 111 starting at the first orifice 501 and continuing along the first inner surface 508 of the first passageway 107 and extending to the third orifice 505 on the opposing second surface 105. This step 306 also provides a second metal layer 516, connected to the first metal layer 111 at the third orifice 505 and continuing on the opposing second surface 105 to a first predetermined area 113, forming a second electrode of the capadtor and providing a third electrically conductive contact area 534, adjacent to the third orifice 505. This step 306 also provides a third metal layer 115 starting at the second orifice 503 and continuing along the second inner surface 513 of the second passageway 109 and extending to the fourth orifice 507 on the opposing second surface 105. This step 306 also provides a fourth metal layer 518, connected to the second metal layer 115 at the fourth orifice 507 and continuing on the opposing second surface 105 to a second predetermined area 117, and providing a fourth electrically conductive contact area 536. This results in a second capadtive element substrate 303 shown in FIG. 3.

Referring to FIG.4, a next step 400, is to anodically bond the first capadtive element substrate 201 to the second capadtive element substrate 303. A predetermined reference pressure, in this case a vacuum, is applied outside the first capadtive element substrate 201 and the second capadtive element substrate 303. This is done by placing both substrates 201 and 303 in a bell jar and evacuating it Then the anodic bond is made, as shown by reference number 121 in FIG. 4 step 400. As mentioned earlier, during the anodic bonding process the second metal layer 516, located at the third electrically conductive contact area 534, and the first electrically conductive contact area 522 of the polysilicon layer 519 are fused. This anodic bond as shown at reference number 121 and the fusing of the second metal layer 516, located at the third electrically conductive contact area 534, and the first electrically conductive contact area 522 of the polysilicon layer 519 provide a barrier between the first surface 103 of the glass substrate 101 and the chamber 125, thereby storing the predetermined reference pressure.

In a next step 402, a portion of solder in the form of solder balls 401 and 403 are disposed in the first passageway 107 and the second passageway 109.

Finally, in step 404, the anodically bonded and fused first capadtive element substrate 201 and second capadtive element substrate 303 is heated, melting the solder balls 401, 403 disposed in the first and second passageways 107, 109. Then the assembly is cooled forming the final capadtive pressure sensor apparatus shown in FIG. 5.

Of course, persons of ordinary skill in the art will realize that the precise sequence of each step of this process may not be critical and other sequences could also be used to form this structure. In FIG. 6 the first metal layer 111 of the first passageway 107 is detailed as being composed of several metal layers as revealed earlier. The substrate 101 is preferably coated with successive lay¬ ers of chromium 601, nickel vanadium 603, and gold 605. These materials are useful in constructing a capadtive pressure sensor. The geometries of the constituent elements, induding the silicon substrate 511, the silicon dioxide layer 515, the polysilicon layer 519, the glass substrate 101 and the various patterns 521, 522, 598, 599, 525, 534, and 536 illustrated herein, are suitable for a capadtive pressure sensor. Of course, other geometries may also be used to take advantage of the inventive process described.

-Although this embodiment details sealing a capadtive pressure sensor, this invention can be applied to other sealing problems where an insulated electrical contact is required.

What is daimed is:

Claims

Claims
1. A device with bonded and conductive substrates comprising: a conductive substrate; an dectrically insulating layer disposed on a portion of said conductive substrate; an dectrically conductive layer disposed on said electrically insulating layer; and an insulating substrate having a first surface and an opposing second surface, the opposing second surface having an electrically conductive coating disposed on a portion thereon, said insulating substrate bonded to said dectrically conductive layer.
2. A device in accordance with daim 1 wherein the opposing second surface of said insulating substrate is bonded to said electrically conductive layer.
3. A device in accordance with daim 2 wherein the bond between the opposing second surface of said insulating substrate and said electrically conductive layer comprises an anodic bond.
4. A device in accordance with daim 3 further comprising a bond between the dectrically conductive coating disposed on a portion of the opposing second surface of said insulating substrate and said dectrically conductive layer.
5. A device having a sealed chamber with an external dectrical contact to an internal electrically conductive dement comprising: a conductive substrate having a first top surface; an dectrically insulating layer disposed on a portion of the first top surface of said conductive substrate and having a second top surface spaced apart from the first top surface of said conductive substrate; an dectrically conductive layer disposed on said dectrically insulating layer and having a third top surface spaced apart from the second top surface of said dectrically insulating layer, the third top surface defining a boundary for a first dectrically conductive contact area; and an insulating substrate having a first surface and an opposing second surface, the opposing second surface having an dectrically conductive coating disposed thereon for providing an internal dectrically conductive dement, the dectrically conductive coating connected via a conductive feedthrough passageway through said insulating substrate to the first surface of said insulating substrate and providing an external dectrical contact, wherein a portion of said dectrically conductive coating, located on the opposing second surface of said insulating substrate providing a second dectrically conductive contact area, and wherein said insulating substrate is bonded to said electrically conductive layer, and wherein the first dectrically conductive contact area of said dectrically conductive layer and the second dectrically conductive contact area of the dectrically conductive coating disposed on said insulating substrate are connected forming an electrical connection located apart from a sealed chamber, the sealed chamber located between the first top surface of said conductive substrate and the opposing second surface of said insulating substrate.
6. A device in accordance with daim 5 wherein said dectrically insulating layer comprises a silicon oxide material.
7. A device in accordance with daim 5 wherein said dectrically conductive layer comprises a polysilicon material.
8. A device in accordance with daim 5 wherein said insulating substrate bonded to said dectrically conductive layer comprises an insulating substrate anodically bonded to said dectrically conductive layer.
9. A device in accordance with daim 5 wherein said insulating substrate comprises a glass substrate.
10. A device in accordance with daim 5 wherein the dectrically conductive coating disposed on said insulating substrate is dectrically isolated from said conductive substrate.
11. A device having a sealed chamber with an external dectrical contact to an internal dectrically conductive dement comprising: a conductive substrate having a first top surface, an dectrically insulating layer disposed on a portion of the first top surface of said conductive substrate and having a second top surface spaced apart from the first top surface of said conductive substrate, said dectrically insulating layer having a feedthrough aperture disposed therein and originating at the second top surface of said dectrically insulating layer and condud- ing at the first top surface of said conductive substrate; an dectrically conductive layer disposed on a portion of said dectrically insulating layer and having a third top surface spaced apart from the second top surface of said dectrically insulating layer, said dectrically conductive layer extending through the feedthrough aperture of said dectrically insulating layer and conductivdy contacting said conductive substrate, said dectrically conductive layer having a chamber aperture disposed therein and originating at the third top surface of said dectrically conductive layer and terminating at the second top surface of said dectrically insulating layer, said dectrically conductive layer having an isolation trench disposed therein and originating at the third top surface of said dectrically conductive layer and terminating at the second top surface of said dectrically insulating layer and defining a boundary for a first dectrically conductive contad area on the third top surface of said electrically conductive layer; and an insulating substrate having a first surface and an opposing second surface, the opposing second surface having an dectrically conductive coating disposed on a portion thereon for providing an internal dectrically conductive dement, the dectrically conductive coating connected via a conductive feedthrough passageway through said insulating substrate to the first surface of said insulating substrate and providing an external dectrical contact, wherein a portion of said dectrically conductive coating located on the opposing second surface providing a third dectrically conductive contact area, and wherein said insulating substrate is bonded to said electrically conductive layer and providing a sealed chamber, the sealed chamber induding the chamber aperture and the isolation trench, both located between tiie opposing second surface of said insulating substrate and second top surface of said dectrically insulating layer, and wherein the first electrically conductive contact area of said dectrically conductive layer and the third dectrically conductive contact area of the dectrically conductive coating disposed on the opposing second surface of said insulating substrate, are connected forming an dectrical connection at a location separate from the sealed chamber.
12. A device in accordance with daim 11 further comprising: a second dectrically conductive contact area located on the third top surface of said dectrically conductive layer and dectrically isolated from the first dectrically conductive contact area; a fourth dectrically conductive contact area located on the opposing second surface of said insulating substrate dectrically isolated firom the third dectrically conductive contact area of the dectrically conductive coating; a second conductive feedthrough passageway disposed through said insulating substrate and contacting the fourth dectrically conductive contact area on the opposing second surface of said insulating substrate and providing an additional external dectrical contact located on the first surface of said insulating substrate, and wherein the second dectrically conductive contact area of said dectrically conductive layer and the fourth dectrically conductive contact area located on the opposing second surface of said insulating substrate, are connected forming an additional dectrical connection at a location separate from the dectrical connection.
13. A device in accordance with claim 12 wherein second conductive feedthrough passageway is spaced apart from said sealed chamber.
14. A device in accordance with daim 12 further comprising a portion of solder disposed in said first and second conductive feedthrough passageways.
15. A device in accordance with daim 12 wherein said first conductive feedthrough passageway and said second conductive feedthrough passageway comprise a first metal coated passageway and a second metal coated passageway
16. A device in accordance with daim 11 wherein said dectrically insulating layer comprises a silicon oxide material.
17. A device in accordance with daim 11 wherein said dectrically conductive layer comprises a polysilicon material.
18. A device in accordance with daim 16 wherein said dectrically conductive layer comprises a polysilicon material.
19. A device in accordance with daim 11 wherein said insulating substrate bonded to said dectrically conductive layer comprises an insulating substrate anodically bonded to said dectrically conductive layer.
20. A capadtive pressure sensor comprising: a semiconductor substrate having a first top surface, wherein said semiconductor substrate is used as a first dectrode of a capadtor; an oxide layer disposed on a portion of the first top surface of said semiconductor substrate and having a second top surface spaced apart from the first top surface of said semiconductor substrate, said oxide layer having a feedthrough aperture disposed therein and originating at the second top surface of said oxide layer and conduding at the first top surface of said semiconductor substrate; a polysilicon layer disposed on a portion of said oxide layer and having a third top surface spaced apart from the second top surface of said oxide layer, said polysilicon layer extending through the feedthrough aperture of said oxide layer and conductivdy contacting said semiconductor substrate, said polysilicon layer having a chamber aperture disposed therein and originating at the third top surface of said polysilicon layer and terminating at the second top surface of said oxide layer, said polysilicon layer having an isolation trench disposed therein and originating at the third top surface of said polysilicon layer and terminating at the second top surface of said oxide layer and defining a boundary for a first dectrically conductive contact area on the third top surface of said polysilicon layer, a portion of said polysilicon layer disposed separated firom the first dectrically conductive contact area providing a second dectrically conductive contact area; and an glass substrate having a first surface and an opposing second surface, the opposing second surface having a first metal coating disposed on a portion thereon for providing a second dectrode of a capadtor, the first metal coating connected via a first conductive feedthrough passageway through said glass substrate to the first surface of said glass substrate and providing a first external dectrical contact, wherein a portion of the first metal coating, located on the opposing second surface, providing a third dectrically conductive contact area, and wherein a second metal coating is disposed on the opposing second surface of said glass substrate separate from the first metal coating, the second metal coating connected via a second conductive passageway through said glass substrate to the first surface of said glass substrate and providing a second external dectrical contad, wherein a portion of the second metal coating, located on the opposing second surface, providing a fourth electrically conductive contact area, and wherein said glass substrate is bonded to said polysilicon layer and providing a sealed chamber, induding the chamber aperture and the isolation trench, both located between the opposing second surface of said glass substrate and second top surface of said oxide layer, and wherein the first dectrically conductive contact area of said polysilicon layer and the third electrically conductive contact area of the first metal coating disposed on the opposing second surface of said glass substrate, are dectrically connected, and the second dectrically conductive contact area of said polysilicon layer and the fourth electrically conductive contad area of the second metal coating disposed on the opposing second surface of said glass substrate, are dectrically connected.
21. A capadtive pressure sensor in accordance with daim
20 wherein the first and second conductive passageways comprise a first and second metal coated passageways.
22. A capadtive pressure sensor in accordance with daim
21 furtiier comprising a portion of solder disposed in said first and second metal coated passageways.
23. A capadtive pressure sensor in accordance with daim 20 wherein a reference pressure is stored in said sealed chamber.
24. A method for fabricating a device with bonded and conductive substrates comprising the steps of: providing a conductive substrate; disposing an dectrically insulating layer on a portion of said conductive substrate; disposing an dectrically conductive layer on the dectrically insulating layer; providing an insulating substrate having a first surface and an opposing second surface, the opposing second surface having an dectrically conductive coating disposed on a portion thereon; and bonding said insulating substrate to said electrically conduc¬ tive layer.
25. A method for fabricating a device in accordance with daim 24 wherein said bonding step comprises bonding the opposing second surface of said insulating substrate to said dectrically conductive layer.
26. A method for fabricating a device in accordance with claim 24 wherein said bonding step comprises the step of: anodically bonding the opposing second surface of said insulating substrate to said electrically conductive layer.
27. A method for fabricating a device in accordance with daim 26 further comprising the step of: bonding the dectrically conductive coating disposed on a portion of the opposing second surface of said insulating substrate to said dectrically conductive layer.
28. A method for fabricating a capadtive pressure sensor comprising the steps of: providing a conductive substrate forming a first dectrode of a capadtor; disposing an dectrically insulating layer on said conductive substrate; opening a feedthrough aperture area through the electrically insulating layer to the conductive substrate; disposing an dectrically conductive layer on the dectrically insulating layer and through the feedthrough aperture; opening a chamber aperture and an isolation trench through said electrically conductive layer to said dectrically insulating layer and forming a first capadtive dement substrate; providing an insulating substrate having an first surface and an opposing second surface; opening a first passageway in the insulating substrate between the first surface and the opposing second surface; opening a second passageway in the insulating substrate be¬ tween the first surface and the opposing second surface; disposing metal layers on the first surface, the opposing sec¬ ond surface and in the first and second passageways; removing excess said metal layers on the first surface and the opposing second surface of the insulating substrate and providing a second metal layer on the opposing second surface of said insulating substrate adjacent to the first passageway forming a second dectrode of the capadtor and providing a third dectrically conductive contact area connected to the second metal layer and removing excess said metal layers on the first surface and the opposing second surface of the insulating substrate and providing a fourth dectrically conductive contact area on the opposing second surface of said insulating substrate adjacent to the second passageway thus forming a second capadtive element substrate; disposing said second capadtive dement substrate onto said first capadtive dement substrate; applying a predetermined pressure to said first capadtive dement substrate and said second capadtive dement substrate; and then bonding said first capadtive dement substrate and said second capadtive dement substrate and forming a sealed interface there between with a sealed pressure chamber provided between the first capadtive dement substrate and second capadtive dement substrate.
29. A method for fabricating a capadtive pressure sensor in accordance with daim 28 wherein said step of bonding said first capadtive element substrate and second capadtive element substrate comprises anodically bonding of said first capadtive dement substrate and second capadtive element substrate.
30. A method for fabricating a capadtive pressure sensor in accordance with daim 28 wherein the step of disposing an elec- trically insulating layer on said conductive substrate comprises the step of high pressure deposition of an electrically insulating layer on said conductive substrate.
31. A method for fabricating a capadtive pressure sensor in accordance with daim 28 wherein the step of disposing a metal layer on the first surface, the opposing second surface, and in the first and second passageways comprises the steps of: disposing a chromium layer on the first surface, the opposing second surface, and in the first and second passageways; disposing a nickel vanadium layer on the first surface, and in the first and second passageways; and disposing a gold layer on the first surface, the opposing second surface, and in the first and second passageways.
32. A method for fabricating a capadtive pressure sensor in accordance with daim 28 wherein the step of applying a prede¬ termined pressure comprises applying at least a partial vacuum.
EP19930907547 1992-04-02 1993-03-17 Withdrawn EP0587850A4 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US862142 1992-04-02
US07862142 US5365790A (en) 1992-04-02 1992-04-02 Device with bonded conductive and insulating substrates and method therefore

Publications (2)

Publication Number Publication Date
EP0587850A1 true true EP0587850A1 (en) 1994-03-23
EP0587850A4 true EP0587850A4 (en) 1994-08-03

Family

ID=25337778

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19930907547 Withdrawn EP0587850A4 (en) 1992-04-02 1993-03-17

Country Status (4)

Country Link
US (1) US5365790A (en)
EP (1) EP0587850A4 (en)
CA (1) CA2102506A1 (en)
WO (1) WO1993020423A1 (en)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5599744A (en) * 1995-02-06 1997-02-04 Grumman Aerospace Corporation Method of forming a microcircuit via interconnect
DE19537814B4 (en) * 1995-10-11 2009-11-19 Robert Bosch Gmbh Sensor and method for manufacturing a sensor
WO2000011444A1 (en) 1998-08-19 2000-03-02 Wisconsin Alumni Research Foundation Sealed capacitive pressure sensors
DE19845537A1 (en) * 1998-10-02 2000-04-13 Grundfos A S Bjerringbro Sensor and method for its preparation
US6180426B1 (en) 1999-03-01 2001-01-30 Mou-Shiung Lin High performance sub-system design and assembly
US7280014B2 (en) 2001-03-13 2007-10-09 Rochester Institute Of Technology Micro-electro-mechanical switch and a method of using and making thereof
US7195393B2 (en) 2001-05-31 2007-03-27 Rochester Institute Of Technology Micro fluidic valves, agitators, and pumps and methods thereof
US6688179B2 (en) * 2001-10-26 2004-02-10 Nth Tech Corporation Electrostatic pressure transducer and a method thereof
US7211923B2 (en) 2001-10-26 2007-05-01 Nth Tech Corporation Rotational motion based, electrostatic power source and methods thereof
US7378775B2 (en) 2001-10-26 2008-05-27 Nth Tech Corporation Motion based, electrostatic power source and methods thereof
US6673698B1 (en) 2002-01-19 2004-01-06 Megic Corporation Thin film semiconductor package utilizing a glass substrate with composite polymer/metal interconnect layers
FI114825B (en) * 2002-02-13 2004-12-31 Vti Technologies Oy A method for reducing the temperature dependency of the capacitive sensor and the capacitive sensor structure
US6614117B1 (en) * 2002-06-04 2003-09-02 Skyworks Solutions, Inc. Method for metallization of a semiconductor substrate and related structure
US7287328B2 (en) 2003-08-29 2007-10-30 Rochester Institute Of Technology Methods for distributed electrode injection
US7217582B2 (en) 2003-08-29 2007-05-15 Rochester Institute Of Technology Method for non-damaging charge injection and a system thereof
US6926592B2 (en) * 2003-11-25 2005-08-09 Motorola, Inc. Surface treatment of mechanically abraded glass
US8581308B2 (en) 2004-02-19 2013-11-12 Rochester Institute Of Technology High temperature embedded charge devices and methods thereof
US7009124B2 (en) * 2004-05-13 2006-03-07 Motorola, Inc. Acceleration switch
US7204737B2 (en) * 2004-09-23 2007-04-17 Temic Automotive Of North America, Inc. Hermetically sealed microdevice with getter shield
US7691723B2 (en) 2005-01-07 2010-04-06 Honeywell International Inc. Bonding system having stress control
JP2016048176A (en) * 2014-08-27 2016-04-07 セイコーエプソン株式会社 Physical quantity sensor, electronic equipment and mobile body
US9783411B1 (en) * 2016-11-11 2017-10-10 Rosemount Aerospace Inc. All silicon capacitive pressure sensor

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2101336A (en) * 1981-07-02 1983-01-12 Centre Electron Horloger Capacitive accelerometers
US4773972A (en) * 1986-10-30 1988-09-27 Ford Motor Company Method of making silicon capacitive pressure sensor with glass layer between silicon wafers
US4814845A (en) * 1986-11-03 1989-03-21 Kulite Semiconductor Products, Inc. Capacitive transducers employing high conductivity diffused regions

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3634727A (en) * 1968-12-03 1972-01-11 Bendix Corp Capacitance-type pressure transducer
US3858097A (en) * 1973-12-26 1974-12-31 Bendix Corp Pressure-sensing capacitor
US4025942A (en) * 1974-03-18 1977-05-24 Kulite Semiconductor Products, Inc. Low pressure transducers employing large silicon diaphragms having non-critical electrical properties
US4262399A (en) * 1978-11-08 1981-04-21 General Electric Co. Ultrasonic transducer fabricated as an integral park of a monolithic integrated circuit
US4261086A (en) * 1979-09-04 1981-04-14 Ford Motor Company Method for manufacturing variable capacitance pressure transducers
US4415948A (en) * 1981-10-13 1983-11-15 United Technologies Corporation Electrostatic bonded, silicon capacitive pressure transducer
US4384899A (en) * 1981-11-09 1983-05-24 Motorola Inc. Bonding method adaptable for manufacturing capacitive pressure sensing elements
US4625561A (en) * 1984-12-06 1986-12-02 Ford Motor Company Silicon capacitive pressure sensor and method of making
US4586109A (en) * 1985-04-01 1986-04-29 Bourns Instruments, Inc. Batch-process silicon capacitive pressure sensor
US4833039A (en) * 1985-09-26 1989-05-23 General Electric Company Hermetic feedthrough in ceramic substrate
JPH0750789B2 (en) * 1986-07-18 1995-05-31 日産自動車株式会社 The method of manufacturing a semiconductor pressure transducer
US4701424A (en) * 1986-10-30 1987-10-20 Ford Motor Company Hermetic sealing of silicon
FI872049A (en) * 1987-05-08 1988-11-09 Vaisala Oy Kondensatorkonstruktion Foer anvaendning at the pressure sensor.
FI78784C (en) * 1988-01-18 1989-09-11 Vaisala Oy Tryckgivarkonstruktion Science foerfarande Foer framstaellning daerav.

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2101336A (en) * 1981-07-02 1983-01-12 Centre Electron Horloger Capacitive accelerometers
US4773972A (en) * 1986-10-30 1988-09-27 Ford Motor Company Method of making silicon capacitive pressure sensor with glass layer between silicon wafers
US4814845A (en) * 1986-11-03 1989-03-21 Kulite Semiconductor Products, Inc. Capacitive transducers employing high conductivity diffused regions

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO9320423A1 *

Also Published As

Publication number Publication date Type
EP0587850A4 (en) 1994-08-03 application
CA2102506A1 (en) 1993-10-03 application
US5365790A (en) 1994-11-22 grant
WO1993020423A1 (en) 1993-10-14 application

Similar Documents

Publication Publication Date Title
US5317922A (en) Capacitance transducer article and method of fabrication
US3506424A (en) Bonding an insulator to an insulator
US4213104A (en) Vacuum encapsulation for surface acoustic wave (SAW) devices
US6350664B1 (en) Semiconductor device and method of manufacturing the same
US4586109A (en) Batch-process silicon capacitive pressure sensor
US6514789B2 (en) Component and method for manufacture
US4326214A (en) Thermal shock resistant package having an ultraviolet light transmitting window for a semiconductor chip
US6787897B2 (en) Wafer-level package with silicon gasket
US6267009B1 (en) Capacitive pressure sensor cells or differential pressure sensor cells and methods for manufacturing the same
US6242282B1 (en) Circuit chip package and fabrication method
US4415948A (en) Electrostatic bonded, silicon capacitive pressure transducer
US4966646A (en) Method of making an integrated, microminiature electric-to-fluidic valve
US6106735A (en) Wafer stack and method of producing sensors
US6586831B2 (en) Vacuum package fabrication of integrated circuit components
US5518957A (en) Method for making a thin profile semiconductor package
US5243861A (en) Capacitive type semiconductor accelerometer
US5224265A (en) Fabrication of discrete thin film wiring structures
US5695590A (en) Anodic bonding method for making pressure sensor
US3951707A (en) Method for fabricating glass-backed transducers and glass-backed structures
US5471723A (en) Methods of manufacturing thin-film absolute pressure sensors
US5559290A (en) Capacitance type accelerometer
US20020115263A1 (en) Method and related apparatus of processing a substrate
US6287940B1 (en) Dual wafer attachment process
US5637536A (en) Method for interconnecting semiconductor chips in three dimensions, and component resulting therefrom
US20020175284A1 (en) Radition detectors and methods for manufacturing them

Legal Events

Date Code Title Description
AK Designated contracting states:

Kind code of ref document: A1

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19931118

A4 Despatch of supplementary search report

Effective date: 19940610

AK Designated contracting states:

Kind code of ref document: A4

Designated state(s): DE FR GB

17Q First examination report

Effective date: 19960131

18D Deemed to be withdrawn

Effective date: 19960611