EP0553823A2 - Horizontal driver circuit with fixed pattern eliminating function - Google Patents

Horizontal driver circuit with fixed pattern eliminating function Download PDF

Info

Publication number
EP0553823A2
EP0553823A2 EP93101330A EP93101330A EP0553823A2 EP 0553823 A2 EP0553823 A2 EP 0553823A2 EP 93101330 A EP93101330 A EP 93101330A EP 93101330 A EP93101330 A EP 93101330A EP 0553823 A2 EP0553823 A2 EP 0553823A2
Authority
EP
European Patent Office
Prior art keywords
pulse
stage
horizontal
horizontal sampling
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP93101330A
Other languages
German (de)
French (fr)
Other versions
EP0553823B1 (en
EP0553823A3 (en
Inventor
Toshikazu C/O Sony Corporation Maekawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP04208492A priority Critical patent/JP3277382B2/en
Priority to JP42084/92 priority
Application filed by Sony Corp filed Critical Sony Corp
Publication of EP0553823A2 publication Critical patent/EP0553823A2/en
Publication of EP0553823A3 publication Critical patent/EP0553823A3/en
Application granted granted Critical
Publication of EP0553823B1 publication Critical patent/EP0553823B1/en
Anticipated expiration legal-status Critical
Application status is Expired - Lifetime legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3685Details of drivers for data electrodes
    • G09G3/3688Details of drivers for data electrodes suitable for active matrices only
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0209Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display

Abstract

A horizontal driver circuit comprising a shift register for generating horizontal sampling pulses sequentially; and a fixed pattern eliminating circuit, associated with the shift register, for providing a non-overlap time of the horizontal sampling pulses between an Nth stage and an Mth stage posterior thereto. The Mth stage horizontal sampling pulse has a rise whose phase is the same as that of a fall of the Nth stage horizontal sampling pulse. The fixed pattern eliminating circuit comprises means for controlling the rise of the horizontal sampling pulse of the Mth stage by the fall of the horizontal sampling pulse of the Nth stage. The horizontal driver circuit is applicable to a two-dimensional addressing device and a liquid crystal display device to eliminate a fault of vertical streaks on a displayed image.

Description

    BACKGROUND OF THE INVENTION Field of the Invention
  • The present invention relates to an active matrix type liquid crystal display device comprising active elements such as thin film transistors disposed at intersections of gate lines and data lines in a matrix array, and picture element electrodes corresponding to such active elements. And more particularly, the invention relates to a horizontal driver circuit for distributively supplying video signals to data lines in a line sequential mode.
  • Description of the Prior Art
  • For the purpose of making the present invention better understood with facility, there is shown in Fig. 8 a general equivalent circuit representing the background prior art in an active matrix type liquid crystal display device. As shown, the liquid crystal display device of such type comprises a plurality of gate lines X1, X2, .... arranged in parallel with one another in the X-axis direction; and a plurality of data lines Y1, Y2, .... arranged in parallel with one another in the Y-axis direction. Active elements such as thin film transistors (TFTs) T11, T12, T21, T22, .... are disposed at the intersections of the gate lines and the data lines. And liquid crystal cells L11, L12, L21, L22, .... are also disposed correspondingly to the thin film transistors. Gate electrodes of the TFTs are connected respectively to the gate lines while source electrodes thereof are connected respectively to the data lines, and drain electrodes thereof are connected respectively to picture element electrodes of the corresponding liquid crystal cells. Each of the liquid crystal cells is composed of liquid crystal held between one picture element electrode and a common electrode COM opposed thereto.
  • The data lines Y1, Y2, .... are connected via corresponding switching transistors S1, S2, .... respectively to a common signal line SIG, to which a video signal is supplied from an external source. And a horizontal driver circuit is connected to the gate electrode of each switching transistor. The horizontal driver circuit sequentially feeds horizontal switch driving pulses φ1, φ2, .... to the gate electrodes of the switching transistors in synchronism with horizontal clock pulses HCLK inputted from an external source. Meanwhile the gate lines X1, X2, .... are connected to an unshown vertical driver circuit.
  • Now the operation of the circuit shown in Fig. 8 will be briefly described below. When an unshown vertical driver circuit is actuated, the gate lines are sequentially excited so that the TFTs are selected row by row. If the horizontal driver circuit is actuated at this time to operate the switching transistors line-sequentially, the video signals supplied to the signal line SIG are sequentially sampled at the data lines. The video signals thus sampled are sequentially written in the corresponding liquid crystal cells via the TFTs selected row by row. In this manner, the data of the sampled video signals are written dot-sequentially in the individual liquid crystal cells.
  • Next the problems to be solved by the present invention will be described briefly with reference to Fig. 9. The horizontal driver circuit shown in Fig. 8 comprises a shift register and so forth and sequentially produces horizontal switch driving pulses φ1, φ2, .... as output signals. This driver circuit is so designed that the preceding pulse φ1 and the succeeding pulse φ2 generated therefrom do not overlap mutually with regard to logic levels. Practically, however, there occurs a partial overlap due to some jitter derived from waveform distortion or the like in the leading and trailing edges of the pulses. In other words, the mutually adjacent pulses interfere with each other. The quantity of such jitter is inherent in and dependent on the electric characteristics of the individual device in each stage of the shift register. Therefore the overlap pattern between pulse trains is fixed, and a specific quantity of jitter tends to appear continuously in a specific stage of the shift register.
  • As described above, first the switching transistor S1 is turned on in response to the preceding pulse φ1, and then the video signal from the common signal line SIG is sampled at the corresponding data line Y1. Subsequently the switching transistor S2 is turned on in response to the succeeding pulse φ2, and the video signal from the common signal line SIG is sampled at the corresponding data line Y2. However, if any jitter is existent at this time, the succeeding pulse φ2 rises or turns on before a fall of the preceding pulse φ1, so that a potential fluctuation is caused in the signal line SIG by the charge-discharge current during such period of time. Since the potential fluctuation is induced prior to the fall of the preceding pulse, it is sampled at the data line Y1 to consequently bring about an error in the sample data of the data line Y1. As this error depends on the jitter quantity, it follows that the error appears continuously in a specific stage where the jitter quantity is particularly great. On the whole display screen, such error is seen like a vertical streak to eventually raise a problem that the image quality is extremely deteriorated. Generally a video driver for outputting a video signal to the signal line SIG has a high output impedance and, since the impedance of the signal line is also high, harmful influence is considerably exerted by the jitter of the horizontal switch driving pulses to eventually render conspicuous the vertical streak or fixed overlap pattern on the displayed image. Furthermore, if the so-called simultaneous R-G-B driving is performed in an attempt to reduce the power consumption while lowering the clock pulse frequency for the horizontal driver circuit, the apparent number of columns of picture elements is decreased to consequently worsen the drawbacks relative to vertical streaks.
  • OBJECT AND SUMMARY OF THE INVENTION
  • The present invention has been accomplished in view of the above problems observed in the prior art. And it is an object of the invention to provide an improved horizontal driver circuit which is employed in an active matrix type liquid crystal display device and is equipped with a fixed overlap pattern eliminating function so as to remove the aforementioned fault of vertical streaks on a displayed image.
  • According to one aspect of the present invention, there is provided a horizontal driver circuit comprising a shift register for generating horizontal sampling pulses sequentially; and a fixed pattern eliminating circuit, associated with the shift register, for providing a non-overlap time of the horizontal sampling pulses between an Nth stage and an Mth stage posterior thereto. The Mth stage horizontal sampling pulse has a rise whose phase is the same as that of a fall of the Nth stage horizontal sampling pulse. The fixed pattern eliminating circuit comprises means for controlling the rise of the horizontal sampling pulse of the Mth stage by the fall of the horizontal sampling pulse of the Nth stage.
  • According to another aspect of the present invention, there is provided an addressing device comprising a plurality of gate lines arranged substantially in parallel with each other in the X-axis direction; a plurality of data lines arranged substantially in parallel with each other in the Y-axis direction; a first scanning means for supplying gate signals sequentially to the gate lines; a second scanning means for supplying data signals sequentially to the data lines, the second scanning means comprising a shift register for sequentially generating horizontal sampling pulses, a fixed pattern eliminating circuit associated with the shift register, a delay circuit for delaying outputs from the fixed pattern eliminating circuit, and switch elements for providing data signals to the data lines in response to outputs from the delay circuit; and active elements disposed at intersecting points of the gate and data lines. The fixed pattern eliminating circuit serves to provide a non-overlap time of the horizontal sampling pulses between an Nth stage and an Mth stage posterior thereto, and the Mth stage horizontal sampling pulse has a rise whose phase is the same as that of a fall of the Nth stage horizontal sampling pulse.
  • According to a further aspect of the present invention, there is provided a liquid crystal display device comprising a plurality of display elements arranged in a matrix, each display element comprising a picture element electrode and a switching element associated with the picture element electrode, the switching element having first and second electrodes, a plurality of gate lines associated with the first electrode; a plurality of data lines associated with the second electrodes; and a scanning circuit having a control means for generating a non-overlap time of horizontal sampling pulses so that the rise of an Mth pulse is controlled by the fall of an Nth pulse, the rise of the Mth pulse being substantially the same in phase as the fall of the Nth pulse, to thereby sample video signals to be sequentially supplied to the data lines.
  • In the present invention, a fixed pattern eliminating circuit is connected to the output of the shift register for sequentially generating horizontal sampling pulses. Such fixed pattern eliminating circuit controls, by the use of an Nth stage preceding horizontal sampling pulse as a control signal, the output timing of the Mth stage succeeding horizontal sampling pulse whose rise is the same in phase as the fall of the Nth stage preceding horizontal sampling pulse. In other words, the output of the succeeding pulse is inhibited during the output of the preceding pulse so that the succeeding pulse rises exactly after the fall of the preceding pulse. Furthermore, the succeeding pulse outputted from the fixed pattern eliminating circuit is supplied, after delay of a predetermined time, to a corresponding video signal sampling switch. As a result, there never occurs an overlap between the preceding sample corresponding to the Nth stage in the shift register and the succeeding sample corresponding to the Mth stage therein, whereby a fault of vertical streak or a fixed overlap pattern can be eliminated. In the present invention where a preceding pulse is used for controlling the output timing of a succeeding pulse, it becomes possible to remove the necessity of adding any circuit of a complicated configuration or a clock pulse source either.
  • The above and other features and advantages of the present invention will become apparent from the following description which will be given with reference to the illustrative accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
    • Fig. 1 is a circuit diagram of an exemplary active matrix type liquid crystal display device where the horizontal driver circuit of the present invention is applied;
    • Fig. 2 is a timing chart of signals for explaining the operation of the horizontal driver circuit shown in Fig. 1;
    • Fig. 3 is another timing chart of signals for explaining the operation of the horizontal driver circuit shown in Fig. 1;
    • Fig. 4 is a circuit diagram of an exemplary modification of a fixed pattern eliminating circuit included in the horizontal driver circuit of Fig. 1;
    • Fig. 5 is a circuit diagram of another embodiment representing the horizontal driver circuit of the invention;
    • Fig. 6 is a timing chart of signals for explaining the operation of the horizontal driver circuit shown in Fig. 5;
    • Fig. 7 is a timing chart of signals for explaining the operation of an exemplary modification of the horizontal driver circuit shown in Fig. 5;
    • Fig. 8 is a circuit diagram of a conventional active matrix type liquid crystal display device; and Fig. 9 is a timing chart of signals for explaining the problems in the conventional device of Fig. 8.
    DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Hereinafter a preferred embodiment of the present invention will be described in detail with reference to the accompanying drawings. Fig. 1 is a typical circuit block diagram in an exemplary case of applying the present invention to an active matrix type liquid crystal display device. It is to be understood that the present invention is generally applicable to a two-dimensional addressing device as well without being limited merely to such two-dimensional display device alone.
  • As shown, the display device comprises a plurality of gate lines X1, X2, .... arranged in parallel with one another in the X-axis direction, a plurality of data lines Yn, Yn+1, Yn+2, .... arranged in parallel with one another in the Y-axis direction, a first scanner or vertical scanner for supplying gate signals line-sequentially to the gate lines, and a second scanner or horizontal scanner for supplying video signals line-sequentially to the data lines.
  • Active elements such as thin film transistors (TFTs) T1,n, T1,n+1, T1,n+2, T2,n, T2,n+1, T2,n+2 ... are disposed respectively at the intersections of the gate lines and the data lines. And liquid crystal cells L1,n, L1,n+1, L1,n+2, L2,n, L2,n+1, L2,n+2, .... are connected respectively to the individual TFTs. Each of the liquid crystal cells is composed of a picture element electrode, a common electrode opposed thereto, and a liquid crystal layer held between the two electrodes. Drain electrodes of the TFTs are connected to the picture element electrodes, while gate electrodes thereof are connected to the corresponding gate lines, and source electrodes thereof are connected to the corresponding data lines. The TFTs are selected row by row in accordance with the gate signals supplied from the gate lines and, after dot-sequentially accessing the video signals supplied from the data lines, writes the video signals in the corresponding liquid crystal cells.
  • Such picture element electrodes, TFTs, gate lines, data lines, vertical scanner and horizontal scanner are so arrayed as to form a matrix on one substrate, although not shown, by the semiconductor process. Meanwhile the common electrode is provided on another substrate. An active matrix type liquid crystal display device can be constituted by holding a liquid crystal layer between the two substrates opposed to each other via a predetermined space retained therebetween.
  • The circuit configuration of the horizontal scanner, which is a principal component in the present invention, will now be described below in detail with further reference to Fig. 1. The horizontal scanner has a shift register S/R where a multiplicity of stages of n-type flip-flops (D-FF) are connected. For the purpose of simplifying the diagram, merely its Nth stage through (N+2)th stage are extracted and shown. A NAND element is connected to the output of each stage in the shift register. Here, a suffix is added to a reference symbol NAND for representing the correlation to each stage in the shift register. For example, a NAND element connected to the Nth stage output terminal is expressed as NANDn. In the following description, similar suffixes will be used also with regard to any other kinds of elements and signal pulses in conformity to the above rule when there is the necessity of representing the correlation to the stages in the shift register. Horizontal sampling pulses B are sequentially outputted from the NAND elements. These sampling pulses will be termed "primary pulses B" below since such pulses still contain some jitter prior to elimination of the fixed overlap pattern.
  • A NOR element is connected to the output terminal of each NAND element. A group of such NOR elements constitute a fixed pattern eliminating circuit. Furthermore a delay element DLY is connected to the output terminal of each NOR element. And a group of such delay elements constitute a delay circuit. From the output terminal of the delay circuit, there are delivered horizontal sampling pulses φ posterior to elimination of the jitter and a predetermined delay process. Hereinafter such pulses already processed as mentioned will be termed "secondary pulses φ". Practically, the output signal of the delay element DLY includes secondary pulses φ and inverted pulses thereof. A transmission gate element S is connected to a pair of output terminals of the delay element. And a group of the transmission gate elements constitute switch means. The input terminals of the transmission gate elements are connected to a common signal line SIG through which video signals are supplied, and the output terminals thereof are connected respectively to the corresponding data lines Y. The transmission gate elements are turned on merely during the supply of the secondary pulses φ thereto, so that the video signals are supplied and transferred sequentially to the corresponding data lines Y.
  • The primary pulses B are supplied as described to one input terminal of each NOR element constituting the fixed pattern eliminating circuit, while the secondary pulses φ are supplied to the other input terminal thereof. The NOR element controls, by using the preceding secondary pulse φ as a control signal, the output timing of the succeeding primary pulse B whose rise is the same in phase as the fall of the preceding secondary pulse. In this embodiment, the rise timing of the next-stage primary pulse B is controlled in accordance with the preceding-stage secondary pulse φ. For example, the Nth stage element NORn executes gate control of the primary pulse Bn in accordance with the secondary pulse φn-1.
  • In this embodiment, each delay element DLY constituting the delay circuit consists of series-connected inverters. A desired delay time is attainable by setting the number of connected inverters to an adequate value. It is to be noted here that there occurs a predetermined delay in the NOR element as well. Consequently, the total delay time in the entire circuit is the sum of the delay in the NOR element and that in the delay element DLY.
  • Now the operation of the horizontal scanner shown in Fig. 1 will be described below in detail with reference to Figs. 2 and 3. Referring first to the timing chart of Fig. 2, a description will be given on how a primary pulse B is outputted from the shift register S/R. A data pulse Dn-1 is transferred from the preceding stage to the Nth stage D-FF of the shift register S/R. Meanwhile a horizontal clock signal HCK1 and its inverted signal HCK2 are supplied to each stage in the shift register. In this embodiment, the width of the data pulse D is set to a duration equal to one period of the clock signal. The data pulse Dn-1 inputted from the preceding stage to the Nth stage in the shift register is delayed by a time length equal to half the period of the clock signal and is inverted by the paired inverters. In Fig. 2, An represents the waveform of the pulse thus processed. The pulse An is further inverted by another inverter so that an Nth stage data pulse Dn is obtained. As obvious from the timing chart, the data pulse Dn is shifted, in comparison with the preceding stage data pulse Dn-1, by a time length equal to half the period of the clock signal. In this manner, data pulses Dn, Dn+1, Dn+2, .... and so forth, each shifted by half the period of the clock signal, are sequentially outputted from the shift register S/R.
  • NAND elements are connected respectively to the output terminals of the individual stages in the shift register. For example, the element NANDn connected to the Nth stage produces a primary pulse Bn as an output by executing a NAND process of the Nth stage data pulse Dn and the next stage data pulse Dn+1. Similarly, the element NANDn+1 connected to the (N+1)th stage output terminal produces a next primary pulse Bn+1. Each of the primary pulses B thus outputted sequentially has a duration equal to half the period of the clock signal and is shifted by a time length equal to the pulse duration thereof. In other words, the next stage primary pulse is outputted immediately after the output of the preceding stage primary pulse. The primary pulses sequentially outputted in this manner do not overlap each other in respect of the logic levels. Practically, however, some jitter is induced due to waveform distortion in the rise and the fall of the pulses to consequently cause a mutual overlap.
  • Hereinafter the operation of producing secondary pulses φ will be described with reference to the timing chart of Fig. 3. As mentioned, the element NORn constituting a fixed pattern eliminating circuit is connected to the Nth stage element NANDn. The element NORn produces a pulse Cn as an output by executing a NOR process of the Nth stage primary pulse Bn and the preceding stage secondary pulse φn-1. As obvious from the timing chart of Fig. 3, the pulse Cn rises or turns on in synchronism with the fall of the preceding stage secondary pulse φn-1. Therefore, even if some jitter is included in the Nth stage primary pulse Bn, such jitter can be eliminated from the corresponding pulse Cn. This pulse Cn is delayed by a predetermined time length through the delay element DLYn to become a final secondary pulse φn. In this manner, the fixed pattern eliminating circuit controls, by using the preceding secondary pulse as a control signal, the output timing of the succeeding secondary pulse whose rise is the same in phase as the fall of the preceding secondary pulse, thereby eliminating the fixed overlap pattern. There never occurs any mutual overlap between the secondary pulses φn-1, φn, φn+1, .... and so forth thus outputted sequentially after the process mentioned, hence solving the problem of vertical streak on the displayed image observed in the prior art.
  • Fig. 4 shows an exemplary modification of the aforementioned circuit of Fig. 1. For the purpose of making this modified circuit better understood with facility, the Nth stage of the horizontal scanner is extracted and shown. In Fig. 4, the same component elements as those employed in the circuit of Fig. 1 are denoted by the same reference numerals or symbols. The different point resides in that the fixed pattern eliminating circuit comprises a combination of an inverter I and a NAND element. The fixed pattern eliminating circuit of such configuration has the same function as that of the aforementioned fixed pattern eliminating circuit (NORn).
  • Now another embodiment representing the horizontal scanner or driver of the present invention will be described below with reference to Fig. 5. In an attempt to facilitate the understanding, the same component elements as those employed in the circuit of Fig. 1 are denoted by the same reference numerals or symbols. The difference from the foregoing embodiment of Fig. 1 resides in that the NAND elements connected respectively to the output terminals of the individual stages in the shift register S/R are not employed. Therefore, in this embodiment, data pulses D outputted from the respective stages in the shift register are fed directly to the corresponding NOR elements. And in relation thereto, the secondary pulses φ from the ante-preceding stage is fed to the other input terminal of each NOR element, instead of the secondary pulse φ from the immediately preceding stage.
  • Referring next to Fig. 6, a description will be given on the operation of the horizontal driver circuit shown in Fig. 5. As mentioned above, the shift register S/R sequentially outputs data pulses D each having a duration equal to one period of the clock signal HCK. The data pulses are mutually shifted by a time length equal to half the period of the clock signal. In this embodiment, the data pulses are divided into two groups. One group includes data pulses Dn, Dn+2, Dn+4, .... of the even-numbered stages, while another group includes data pulses Dn+1, Dn+3, Dn+5, .... of the odd-numbered stages. The data pulses of the even-stage group and those of the odd-stage group are used for sampling the video signals supplied from mutually different signal lines. In the same group, there may occur interference between the pulses due to the existence of some jitter. For this reason, the secondary pulse of the ante-preceding stage, instead of that of the immediately preceding stage, is used as a control signal for controlling the rise timing of the succeeding stage pulse. In the present invention, as mentioned, the preceding pulse is generally used as a control signal for controlling the output timing of any specific succeeding pulse which has a possibility of causing pulse interference, and such specific succeeding pulse is not limited merely to the next pulse alone as shown in Fig. 1.
  • The situation to control the pulse generation timing with a time interval as mentioned above is induced in an exemplary case of Fig. 7 as well. In this example, the width of the data pulse D transferred in the shift register is set to a long duration which is equal to two periods of the clock signal HCK. In this case also, the shift register sequentially outputs data pulses Dn, Dn+1, Dn+2, Dn+3, Dn+4, Dn+5, .... which are mutually shifted by a time length equal to half the period of the clock signal. As obvious from the timing chart of Fig. 7, pulse interference or bit interference occurs at an interval of three stages. Since the rise timing of, e.g., the succeeding data pulse Dn+4 is the same in phase as the fall timing of the preceding data pulse Dn, there exists a possibility of bit interference between such two pulses. In this case, therefore, the horizontal sampling pulse preceding by four stages is used as a control signal for controlling the output timing of the horizontal sampling pulse of the succeeding stage.
  • According to the present invention, as described hereinabove, there is attainable an advantageous effect that vertical streaks on a displayed image can be eliminated by incorporating a fixed pattern eliminating circuit in a horizontal driver circuit. The fixed pattern eliminating circuit has a relatively simplified configuration where the output timing of a succeeding pulse is controlled by the use of a preceding pulse, and the circuit function is not effected harmfully by any electric characteristic variations of the devices in the individual stages. And remarkable effects can be achieved particularly in the case of applying the horizontal driver circuit, which is equipped with such fixed overlap pattern eliminating function, in an active matrix type liquid crystal display device based on the simultaneous R-G-B driving system.

Claims (14)

  1. A horizontal driver circuit comprising:
       a shift register for generating horizontal sampling pulses sequentially; and
       a fixed pattern eliminating circuit, associated with the shift register, for providing a non-overlap time of the horizontal sampling pulses between an Nth stage and an Mth stage which follows the Nth stage, said Mth stage horizontal sampling pulse having a rise the phase of which is the same as that of a fall of the Nth stage horizontal sampling pulse.
  2. A horizontal driver circuit as claimed in claim 1, wherein said fixed pattern eliminating circuit comprises means for controlling the rise of the horizontal sampling pulse of the Mth stage by the fall of the horizontal sampling pulse of the Nth stage.
  3. A horizontal driver circuit as claimed in claim 1, wherein said Mth stage is an (N+1)th stage.
  4. A horizontal driver circuit as claimed in claim 1, wherein said Mth stage horizontal sampling pulse rises by utilizing the Nth stage horizontal sampling pulse.
  5. A horizontal driver circuit as claimed in claim 2, wherein said controlling means comprises NOR elements.
  6. A horizontal driver circuit as claimed in claim 2, wherein said controlling means comprises a plurality of inverters and NAND elements coupled to the inverters.
  7. An addressing device comprising:
       a plurality of gate lines arranged substantially in parallel with each other in the X-axis direction;
       a plurality of data lines arranged substantially in parallel with each other in the Y-axis direction;
       a first scanning means for supplying gate signals sequentially to the gate lines;
       a second scanning means for supplying data signals sequentially to the data lines, said second scanning means comprising a shift register for sequentially generating horizontal sampling pulses, a fixed pattern eliminating circuit associated with the shift register, a delay circuit for delaying outputs from the fixed pattern eliminating circuit, and switch elements for providing data signals to the data lines in response to outputs from the delay circuit, said fixed pattern eliminating circuit providing a non-overlap time of the horizontal sampling pulses between an Nth stage and an Mth stage which follows the Nth stage, said Mth stage horizontal sampling pulse having a rise the phase of which is the same as that of a fall of the Nth stage horizontal sampling pulse; and
       active elements disposed at intersecting points of the gate and data lines.
  8. An addressing device as claimed in claim 7, wherein said fixed pattern eliminating circuit comprises means for controlling the rise of the horizontal sampling pulse of the Mth stage by the fall of the horizontal sampling pulse of the Nth stage.
  9. An addressing device as claimed in claim 7, wherein said Mth stage is an (N+1)th stage.
  10. An addressing device as claimed in claim 7, wherein said delay circuit and switch element comprise a complementary pulse generator.
  11. An addressing device as claimed in claim 7, wherein said active elements comprise thin film transistors.
  12. An addressing device as claimed in claim 8, wherein said switch element comprises a CMOS transmission gate.
  13. A liquid crystal display device comprising:
       a plurality of display elements arranged in a matrix, each display element comprising a picture element electrode and a switching element associated with the picture element electrode, said switching element having first and second electrodes;
       a plurality of gate lines associated with the first electrodes;
       a plurality of data lines associated with the second electrodes; and
       a scanning circuit having a control means for generating a non-overlap time of horizontal sampling pulses so that the rise of an Nth pulse is controlled by the fall of an Nth pulse, said rise of the Mth pulse being substantially the same in phase as the fall of the Nth pulse, to thereby sample video signals to be sequentially supplied to the data lines.
  14. A liquid crystal display device as claimed in claim 13, wherein said Mth pulse is an (N+1)th pulse.
EP19930101330 1992-01-31 1993-01-28 Horizontal driver circuit with fixed pattern eliminating function Expired - Lifetime EP0553823B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP04208492A JP3277382B2 (en) 1992-01-31 1992-01-31 Fixed overlap pattern eliminating function with the horizontal scanning circuit
JP42084/92 1992-01-31

Publications (3)

Publication Number Publication Date
EP0553823A2 true EP0553823A2 (en) 1993-08-04
EP0553823A3 EP0553823A3 (en) 1995-03-22
EP0553823B1 EP0553823B1 (en) 1997-10-15

Family

ID=12626174

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19930101330 Expired - Lifetime EP0553823B1 (en) 1992-01-31 1993-01-28 Horizontal driver circuit with fixed pattern eliminating function

Country Status (4)

Country Link
US (1) US5818412A (en)
EP (1) EP0553823B1 (en)
JP (1) JP3277382B2 (en)
DE (2) DE69314507T2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997020304A1 (en) * 1995-11-30 1997-06-05 Micron Display Technology, Inc. High speed data sampling system
EP0841653A2 (en) * 1996-11-08 1998-05-13 Sony Corporation Active matrix display device
US7298357B2 (en) 1994-10-31 2007-11-20 Semiconductor Energy Laboratory Co., Ltd. Active matrix type flat-panel display device
US7589708B2 (en) 2001-07-16 2009-09-15 Semiconductor Energy Laboratory Co., Ltd. Shift register and method of driving the same
US7764263B2 (en) 2004-02-10 2010-07-27 Sharp Kabushiki Kaisha Display apparatus and driver circuit of display apparatus having precharged and written simultaneously without collision
DE19540146B4 (en) * 1994-10-27 2012-06-21 Nec Corp. Active matrix liquid crystal display with drivers for multimedia applications and driving methods therefor
CN101599254B (en) 2009-05-05 2012-12-19 华映光电股份有限公司 Adjustment device and adjustment method for output enable signal
US9123672B2 (en) 2000-12-14 2015-09-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08101669A (en) * 1994-09-30 1996-04-16 Semiconductor Energy Lab Co Ltd Display device drive circuit
DE69531441T2 (en) * 1994-12-20 2004-06-24 Seiko Epson Corp. Image display device
KR100236687B1 (en) 1995-02-01 2000-01-15 야스카와 히데아키 Liquid crystal display device, driving method for liquid crystal devices, and inspection method for liquid crystal devices
TW457389B (en) 1998-03-23 2001-10-01 Toshiba Corp Liquid crystal display element
US6437766B1 (en) 1998-03-30 2002-08-20 Sharp Kabushiki Kaisha LCD driving circuitry with reduced number of control signals
KR20000003318A (en) 1998-06-27 2000-01-15 김영환 Liquid crystal display unit having improving aperature ratio
JP2000081862A (en) * 1998-07-10 2000-03-21 Toshiba Corp Driving circuit for liquid crystal display device
TW522354B (en) 1998-08-31 2003-03-01 Semiconductor Energy Lab Display device and method of driving the same
US6876339B2 (en) * 1999-12-27 2005-04-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and driving method thereof
JP4007117B2 (en) 2002-08-09 2007-11-14 セイコーエプソン株式会社 Output control circuit, drive circuit, electro-optical device, and electronic apparatus
US7123235B2 (en) * 2002-09-05 2006-10-17 Toppoly Optoelectronics Corp. Method and device for generating sampling signal
JP2004309822A (en) * 2003-04-08 2004-11-04 Sony Corp Display device
JP3974124B2 (en) 2003-07-09 2007-09-12 シャープ株式会社 Shift register and display device using the same
JP4149430B2 (en) 2003-12-04 2008-09-10 Hoya株式会社 Pulse output circuit, display device drive circuit using same, display device, and pulse output method
US7413654B2 (en) * 2003-12-23 2008-08-19 Siemens Water Technologies Holding Corp. Wastewater treatment control
US7208090B2 (en) * 2003-12-23 2007-04-24 Usfilter Corporation Wastewater treatment control
JP2005208448A (en) * 2004-01-26 2005-08-04 Sony Corp Display device and driving method for display device
TWI246086B (en) * 2004-07-23 2005-12-21 Au Optronics Corp Single clock driven shift register utilized in display driving circuit
US8098225B2 (en) 2004-10-14 2012-01-17 Sharp Kabushiki Kaisha Display device driving circuit and display device including same
JP4534743B2 (en) * 2004-12-14 2010-09-01 セイコーエプソン株式会社 Electro-optical device and electronic apparatus
JP3872085B2 (en) * 2005-06-14 2007-01-24 Hoya株式会社 Display device drive circuit, pulse generation method, and display device
JP4748311B2 (en) * 2005-10-31 2011-08-17 日本電気株式会社 Method and apparatus for measuring optical power of weak light, and optical communication system using the same
CN100426421C (en) 2006-03-08 2008-10-15 友达光电股份有限公司 Dynamic shift scratch circuit
TWI366177B (en) * 2007-08-08 2012-06-11 Au Optronics Corp Lcd display with a gate driver outputting non-overlapping scanning signals
US8894856B2 (en) 2008-03-28 2014-11-25 Evoqua Water Technologies Llc Hybrid aerobic and anaerobic wastewater and sludge treatment systems and methods
EP2279152A4 (en) 2008-03-28 2012-11-28 Siemens Industry Inc Hybrid aerobic and anaerobic wastewater and sludge treatment systems and methods
CN101783127B (en) * 2010-04-01 2012-10-03 中华映管股份有限公司 Display panel
US9359236B2 (en) 2010-08-18 2016-06-07 Evoqua Water Technologies Llc Enhanced biosorption of wastewater organics using dissolved air flotation with solids recycle
JP6263862B2 (en) * 2013-04-26 2018-01-24 株式会社Jvcケンウッド Liquid crystal display
CA2909559A1 (en) 2013-05-06 2014-11-13 Michael L. Doyle Wastewater biosorption with dissolved air flotation

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0190738A2 (en) * 1985-02-06 1986-08-13 Canon Kabushiki Kaisha Display panel and method of driving the same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH646565A (en) * 1981-02-09 1984-12-14
JPH0634154B2 (en) * 1983-01-21 1994-05-02 シチズン時計株式会社 Driving circuit of a matrix type display device
JPS61117599A (en) * 1984-11-13 1986-06-04 Canon Kk Switching pulse for video display unit
US4873516A (en) * 1987-06-01 1989-10-10 General Electric Company Method and system for eliminating cross-talk in thin film transistor matrix addressed liquid crystal displays

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0190738A2 (en) * 1985-02-06 1986-08-13 Canon Kabushiki Kaisha Display panel and method of driving the same

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19540146B4 (en) * 1994-10-27 2012-06-21 Nec Corp. Active matrix liquid crystal display with drivers for multimedia applications and driving methods therefor
US7298357B2 (en) 1994-10-31 2007-11-20 Semiconductor Energy Laboratory Co., Ltd. Active matrix type flat-panel display device
WO1997020304A1 (en) * 1995-11-30 1997-06-05 Micron Display Technology, Inc. High speed data sampling system
US5894235A (en) * 1995-11-30 1999-04-13 Micron Technology, Inc. High speed data sampling system
EP0841653A2 (en) * 1996-11-08 1998-05-13 Sony Corporation Active matrix display device
US6040816A (en) * 1996-11-08 2000-03-21 Sony Corporation Active matrix display device with phase-adjusted sampling pulses
EP0841653A3 (en) * 1996-11-08 1998-07-29 Sony Corporation Active matrix display device
US9123672B2 (en) 2000-12-14 2015-09-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7589708B2 (en) 2001-07-16 2009-09-15 Semiconductor Energy Laboratory Co., Ltd. Shift register and method of driving the same
US7764263B2 (en) 2004-02-10 2010-07-27 Sharp Kabushiki Kaisha Display apparatus and driver circuit of display apparatus having precharged and written simultaneously without collision
CN101599254B (en) 2009-05-05 2012-12-19 华映光电股份有限公司 Adjustment device and adjustment method for output enable signal

Also Published As

Publication number Publication date
JPH05216441A (en) 1993-08-27
DE69314507D1 (en) 1997-11-20
EP0553823B1 (en) 1997-10-15
DE69314507T2 (en) 1998-05-07
JP3277382B2 (en) 2002-04-22
EP0553823A3 (en) 1995-03-22
KR930016808A (en) 1993-08-30
US5818412A (en) 1998-10-06

Similar Documents

Publication Publication Date Title
US7310402B2 (en) Gate line drivers for active matrix displays
US6437768B1 (en) Data signal line driving circuit and image display apparatus
US5767832A (en) Method of driving active matrix electro-optical device by using forcible rewriting
EP0391655B1 (en) A drive device for driving a matrix-type LCD apparatus
US7940244B2 (en) Liquid crystal display device, driving method for liquid crystal display devices, and inspection method for liquid crystal display devices
EP0789345B1 (en) Lcd display driving device, use of the same and electronic appliance using the same
EP0382567B1 (en) Liquid crystal display device and driving method therefor
JP4391128B2 (en) Display device driver circuit, shift register, and display device
US7403185B2 (en) Liquid crystal display device and method of driving the same
EP0433054B1 (en) A driving circuit of a liquid crystal display
US6731266B1 (en) Driving device and driving method for a display device
US8416173B2 (en) Display system with frame buffer and power saving sequence
KR100894643B1 (en) Data driving apparatus and method for liquid crystal display
CN1058591C (en) Image display device and scanner circuit
US7365727B2 (en) Two-way shift register and image display device using the same
JP3084293B2 (en) lcd driver ic with pixel inversion operation
EP0298255B1 (en) Circuit for driving a liquid crystal display panel
EP2093751B1 (en) Liquid crystal display apparatus, and driving circuit and driving method thereof
US4724433A (en) Matrix-type display panel and driving method therefor
EP0863498B1 (en) Data signal line structure in an active matrix liquid crystal display
US7190342B2 (en) Shift register and display apparatus using same
EP2400501B1 (en) Bidirectional shift register and image display device using the same
US5206634A (en) Liquid crystal display apparatus
US5602561A (en) Column electrode driving circuit for a display apparatus
US4746915A (en) Drive circuit for matrix display device

Legal Events

Date Code Title Description
AK Designated contracting states:

Kind code of ref document: A2

Designated state(s): DE FR GB

AK Designated contracting states:

Kind code of ref document: A3

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19950824

17Q First examination report

Effective date: 19960807

AK Designated contracting states:

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 69314507

Country of ref document: DE

Date of ref document: 19971120

ET Fr: translation filed
26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Postgrant: annual fees paid to national office

Ref country code: FR

Payment date: 20120206

Year of fee payment: 20

PGFP Postgrant: annual fees paid to national office

Ref country code: DE

Payment date: 20120123

Year of fee payment: 20

PGFP Postgrant: annual fees paid to national office

Ref country code: GB

Payment date: 20120120

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 69314507

Country of ref document: DE

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20130127

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20130127

Ref country code: DE

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20130129