EP0476775A3 - Circuit arrangement to compensate the base current of a transistor - Google Patents

Circuit arrangement to compensate the base current of a transistor Download PDF

Info

Publication number
EP0476775A3
EP0476775A3 EP19910202376 EP91202376A EP0476775A3 EP 0476775 A3 EP0476775 A3 EP 0476775A3 EP 19910202376 EP19910202376 EP 19910202376 EP 91202376 A EP91202376 A EP 91202376A EP 0476775 A3 EP0476775 A3 EP 0476775A3
Authority
EP
European Patent Office
Prior art keywords
compensate
transistor
circuit arrangement
base current
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP19910202376
Other languages
German (de)
Other versions
EP0476775B1 (en
EP0476775A2 (en
Inventor
Klaus Kroener
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Philips Intellectual Property and Standards GmbH
Koninklijke Philips NV
Original Assignee
Philips Patentverwaltung GmbH
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Patentverwaltung GmbH, Philips Gloeilampenfabrieken NV filed Critical Philips Patentverwaltung GmbH
Publication of EP0476775A2 publication Critical patent/EP0476775A2/en
Publication of EP0476775A3 publication Critical patent/EP0476775A3/en
Application granted granted Critical
Publication of EP0476775B1 publication Critical patent/EP0476775B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors
    • G05F3/265—Current mirrors using bipolar transistors only
EP91202376A 1990-09-21 1991-09-17 Circuit arrangement to compensate the base current of a transistor Expired - Lifetime EP0476775B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE4029889A DE4029889A1 (en) 1990-09-21 1990-09-21 CIRCUIT ARRANGEMENT FOR COMPENSATING THE CONTROL CURRENT OF A TRANSISTOR
DE4029889 1990-09-21

Publications (3)

Publication Number Publication Date
EP0476775A2 EP0476775A2 (en) 1992-03-25
EP0476775A3 true EP0476775A3 (en) 1992-10-21
EP0476775B1 EP0476775B1 (en) 1995-12-06

Family

ID=6414666

Family Applications (1)

Application Number Title Priority Date Filing Date
EP91202376A Expired - Lifetime EP0476775B1 (en) 1990-09-21 1991-09-17 Circuit arrangement to compensate the base current of a transistor

Country Status (4)

Country Link
US (1) US5179356A (en)
EP (1) EP0476775B1 (en)
JP (1) JP3263410B2 (en)
DE (2) DE4029889A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5311147A (en) * 1992-10-26 1994-05-10 Motorola Inc. High impedance output driver stage and method therefor
US5864231A (en) * 1995-06-02 1999-01-26 Intel Corporation Self-compensating geometry-adjusted current mirroring circuitry
US7271645B2 (en) * 2005-09-30 2007-09-18 Ana Semiconductor Smart charge-pump circuit for phase-locked loops
KR100796974B1 (en) * 2006-07-06 2008-01-22 한국과학기술원 Current supply circuit and digital analog converter comprising it

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3714600A (en) * 1967-12-13 1973-01-30 Philips Corp Transistor amplifier
US3800239A (en) * 1972-11-24 1974-03-26 Texas Instruments Inc Current-canceling circuit
US4451800A (en) * 1980-09-27 1984-05-29 Pioneer Electronic Corporation Input bias adjustment circuit for amplifier
US4755770A (en) * 1986-08-13 1988-07-05 Harris Corporation Low noise current spectral density input bias current cancellation scheme

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7316556A (en) * 1973-12-04 1975-06-06 Philips Nv POWER STABILIZATION CIRCUIT.
JPS607845B2 (en) * 1979-09-21 1985-02-27 パイオニア株式会社 amplifier
NL8301186A (en) * 1983-04-05 1984-11-01 Philips Nv CURRENT STABILIZATION CIRCUIT.
JPS6077506A (en) * 1983-10-04 1985-05-02 Sharp Corp Voltage generating circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3714600A (en) * 1967-12-13 1973-01-30 Philips Corp Transistor amplifier
US3800239A (en) * 1972-11-24 1974-03-26 Texas Instruments Inc Current-canceling circuit
US4451800A (en) * 1980-09-27 1984-05-29 Pioneer Electronic Corporation Input bias adjustment circuit for amplifier
US4755770A (en) * 1986-08-13 1988-07-05 Harris Corporation Low noise current spectral density input bias current cancellation scheme

Also Published As

Publication number Publication date
EP0476775B1 (en) 1995-12-06
JPH06326526A (en) 1994-11-25
EP0476775A2 (en) 1992-03-25
US5179356A (en) 1993-01-12
DE4029889A1 (en) 1992-03-26
DE59107022D1 (en) 1996-01-18
JP3263410B2 (en) 2002-03-04

Similar Documents

Publication Publication Date Title
GB9309045D0 (en) Electrical circuit
EP0461922A3 (en) Integration circuit
EP0466245A3 (en) Circuit arrangement
HK59797A (en) Current source circuit
HU910278D0 (en) Circuit arrangement
GB2258351B (en) Voltage conversion circuit
GB2211688B (en) Bias voltage supply circuit
EP0456887A3 (en) Electrical circuit
EP0451870A3 (en) Reference voltage generating circuit
EP0472128A3 (en) Constant-voltage generation circuit
GB2250651B (en) Transistor switching circuit
GB2244336B (en) Electronic proximity switch
EP0516848A4 (en) Transistor saturation-preventing circuit
EP0476775A3 (en) Circuit arrangement to compensate the base current of a transistor
HK62296A (en) Transistor circuit with base current compensation
EP0464985A3 (en) Power supply circuits
GB9005300D0 (en) Power supply circuit
HK61496A (en) Current compensation circuit
EP0448414A3 (en) Electrical circuits
EP0445421A3 (en) Integrable transistor circuit
EP0590372A3 (en) Circuit arrangement for the generation of a direct voltage
EP0455146A3 (en) Parabolic voltage generating circuit
GB2239956B (en) Circuit arrangement
EP0440434A3 (en) Constant voltage generating circuit
GB2243948B (en) Integrated circuit

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IT NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB IT NL

17P Request for examination filed

Effective date: 19930405

17Q First examination report despatched

Effective date: 19940728

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT NL

REF Corresponds to:

Ref document number: 59107022

Country of ref document: DE

Date of ref document: 19960118

ITF It: translation for a ep patent filed

Owner name: ING. C. GREGORJ S.P.A.

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)

Effective date: 19960226

ET Fr: translation filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 19960924

Year of fee payment: 6

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980401

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 19980401

REG Reference to a national code

Ref country code: FR

Ref legal event code: CD

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20010925

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20011001

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20011121

Year of fee payment: 11

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020917

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030401

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20020917

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20030603

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20050917