EP0380100A3 - Multiplier - Google Patents

Multiplier Download PDF

Info

Publication number
EP0380100A3
EP0380100A3 EP19900101506 EP90101506A EP0380100A3 EP 0380100 A3 EP0380100 A3 EP 0380100A3 EP 19900101506 EP19900101506 EP 19900101506 EP 90101506 A EP90101506 A EP 90101506A EP 0380100 A3 EP0380100 A3 EP 0380100A3
Authority
EP
European Patent Office
Prior art keywords
bit
floating point
fixed
product
products
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP19900101506
Other languages
German (de)
French (fr)
Other versions
EP0380100A2 (en
Inventor
Steven P. Davies
Kenneth J. Wong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hughes Aircraft Co
Original Assignee
Hughes Aircraft Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US07/303,789 priority Critical patent/US4953119A/en
Priority to US303789 priority
Application filed by Hughes Aircraft Co filed Critical Hughes Aircraft Co
Publication of EP0380100A2 publication Critical patent/EP0380100A2/en
Publication of EP0380100A3 publication Critical patent/EP0380100A3/en
Application status is Withdrawn legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52Multiplying; Dividing
    • G06F7/523Multiplying only
    • G06F7/533Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5334Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
    • G06F7/5336Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
    • G06F7/5338Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm each bitgroup having two new bits, e.g. 2nd order MBA
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/4806Computations with complex numbers
    • G06F7/4812Complex multiplication
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system, floating-point numbers
    • G06F7/487Multiplying; Dividing
    • G06F7/4876Multiplying
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804Details
    • G06F2207/3808Details concerning the type of numbers or the way they are handled
    • G06F2207/3812Devices capable of handling different types of numbers
    • G06F2207/382Reconfigurable for different fixed word lengths
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804Details
    • G06F2207/386Special constructional features
    • G06F2207/3884Pipelining

Abstract

A multiplier (14) which processes 32 bit operands to provide two 16 bit by 16 bit fixed point products or one 32 bit floating point product during each clock pulse. Two 16 bit by 16 bit fixed point products or one 32 bit floating point product are initiated on every clock pulse and results of the multiplication process are available after a fixed pipeline delay on a continuous basis. The fixed and floating point pipeline operations may also be interleaved. The 32 bit input operands are selected from three external sources or from the last output product. A modified Booth algorithm is implemented employing dual parallel processing paths (370, 372) which are employed to separately produce the 16 bit by 16 bit fixed point products or are combined to produce the 32 bit floating point product. Exponent computations are performed in parallel in the floating point computational mode.
EP19900101506 1989-01-27 1990-01-25 Multiplier Withdrawn EP0380100A3 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US07/303,789 US4953119A (en) 1989-01-27 1989-01-27 Multiplier circuit with selectively interconnected pipelined multipliers for selectively multiplication of fixed and floating point numbers
US303789 1989-01-27

Publications (2)

Publication Number Publication Date
EP0380100A2 EP0380100A2 (en) 1990-08-01
EP0380100A3 true EP0380100A3 (en) 1992-12-16

Family

ID=23173703

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19900101506 Withdrawn EP0380100A3 (en) 1989-01-27 1990-01-25 Multiplier

Country Status (5)

Country Link
US (1) US4953119A (en)
EP (1) EP0380100A3 (en)
JP (1) JPH0727457B2 (en)
AU (2) AU4884090A (en)
CA (1) CA2007054C (en)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2651267B2 (en) * 1990-07-26 1997-09-10 富士通株式会社 Arithmetic processing unit and arithmetic processing method
US5651121A (en) * 1992-12-18 1997-07-22 Xerox Corporation Using mask operand obtained from composite operand to perform logic operation in parallel with composite operand
DE69424626T2 (en) * 1993-11-23 2001-01-25 Hewlett Packard Co Parallel data processing in a single processor
US5619664A (en) * 1994-01-04 1997-04-08 Intel Corporation Processor with architecture for improved pipelining of arithmetic instructions by forwarding redundant intermediate data forms
NL9400607A (en) * 1994-04-15 1995-11-01 Arcobel Graphics Bv A data processing circuit, multiplier unit with pipeline, ALU and shift register unit for use in a data processing circuit.
JP3583474B2 (en) * 1994-06-29 2004-11-04 株式会社ルネサステクノロジ Multiplier
EP0795155B1 (en) * 1994-12-01 2003-03-19 Intel Corporation A microprocessor having a multiply operation
US6295599B1 (en) * 1995-08-16 2001-09-25 Microunity Systems Engineering System and method for providing a wide operand architecture
US6643765B1 (en) * 1995-08-16 2003-11-04 Microunity Systems Engineering, Inc. Programmable processor with group floating point operations
US5764558A (en) * 1995-08-25 1998-06-09 International Business Machines Corporation Method and system for efficiently multiplying signed and unsigned variable width operands
US6490607B1 (en) * 1998-01-28 2002-12-03 Advanced Micro Devices, Inc. Shared FP and SIMD 3D multiplier
US6480872B1 (en) * 1999-01-21 2002-11-12 Sandcraft, Inc. Floating-point and integer multiply-add and multiply-accumulate
US6341300B1 (en) 1999-01-29 2002-01-22 Sun Microsystems, Inc. Parallel fixed point square root and reciprocal square root computation unit in a processor
US6546480B1 (en) * 1999-10-01 2003-04-08 Hitachi, Ltd. Instructions for arithmetic operations on vectored data
US6205462B1 (en) * 1999-10-06 2001-03-20 Cradle Technologies Digital multiply-accumulate circuit that can operate on both integer and floating point numbers simultaneously
US6725360B1 (en) * 2000-03-31 2004-04-20 Intel Corporation Selectively processing different size data in multiplier and ALU paths in parallel
US6889242B1 (en) * 2001-06-29 2005-05-03 Koninklijke Philips Electronics N.V. Rounding operations in computer processor
US7433912B1 (en) * 2004-02-19 2008-10-07 Sun Microsystems, Inc. Multiplier structure supporting different precision multiplication operations
US20150095396A1 (en) * 2013-10-01 2015-04-02 Rockwell Automation Technologies, Inc. Multiplying varying fixed-point binary numbers
RU185346U1 (en) * 2018-08-21 2018-11-30 Акционерное общество Научно-производственный центр "Электронные вычислительно-информационные системы" (АО НПЦ "ЭЛВИС") Vector multiform format
RU2689819C1 (en) * 2018-08-21 2019-05-29 Акционерное общество Научно-производственный центр "Электронные вычислительно-информационные системы" (АО НПЦ "ЭЛВИС") Vector multiformat multiplier

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3814924A (en) * 1973-03-12 1974-06-04 Control Data Corp Pipeline binary multiplier
EP0132646A2 (en) * 1983-07-21 1985-02-13 International Business Machines Corporation High speed multiplier for fixed and floating point operands

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4541048A (en) * 1978-10-06 1985-09-10 Hughes Aircraft Company Modular programmable signal processor
JPS58223846A (en) * 1982-06-23 1983-12-26 Fujitsu Ltd Multiplier of complex number
JPS6037034A (en) * 1983-08-09 1985-02-26 Nec Corp Multiplying circuit for pipeline formation with mode
JPH0584529B2 (en) * 1984-03-30 1993-12-02 Tokyo Shibaura Electric Co
US4755962A (en) * 1984-10-30 1988-07-05 Fairchild Camera And Instrument Microprocessor having multiplication circuitry implementing a modified Booth algorithm
JPH0550771B2 (en) * 1985-09-20 1993-07-29 Tokyo Shibaura Electric Co
JPH0431413B2 (en) * 1986-03-31 1992-05-26

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3814924A (en) * 1973-03-12 1974-06-04 Control Data Corp Pipeline binary multiplier
EP0132646A2 (en) * 1983-07-21 1985-02-13 International Business Machines Corporation High speed multiplier for fixed and floating point operands

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
NUCLEAR INSTRUMENTS AND METHODS. vol. 213, no. 2/3, August 1983, AMSTERDAM NL pages 329 - 332; LECOQ ET AL: 'A fast arithmetical unit used with microprogrammable processors' *
PATENT ABSTRACTS OF JAPAN vol. 8, no. 82 (P-268)14 April 1984 & JP-A-58 223 846 ( FUJITSU ) *

Also Published As

Publication number Publication date
AU4884090A (en) 1990-08-16
US4953119A (en) 1990-08-28
CA2007054A1 (en) 1990-07-27
AU1805692A (en) 1992-07-30
EP0380100A2 (en) 1990-08-01
AU646339B2 (en) 1994-02-17
JPH02240728A (en) 1990-09-25
JPH0727457B2 (en) 1995-03-29
CA2007054C (en) 1994-05-24

Similar Documents

Publication Publication Date Title
Townsend et al. A comparison of Dadda and Wallace multiplier delays
US6434587B1 (en) Fast 16-B early termination implementation for 32-B multiply-accumulate unit
US5325320A (en) Area efficient multiplier for use in an integrated circuit
US5790446A (en) Floating point multiplier with reduced critical paths using delay matching techniques
US3814924A (en) Pipeline binary multiplier
TW561399B (en) Math coprocessor
KR950001520A (en) The use of artificial neurons and how
WO2001088692A3 (en) Accelerated montgomery multiplication using plural multipliers
EP0394499A4 (en) Apparatus for multiplication, division and extraction of square root
EP0849664A3 (en) Apparatus for computing transcendental functions quickly
JPS61213927A (en) Processor for floating point arithmetic
EP0318957A3 (en) Population counting in computer systems
EP0181516A3 (en) Data processing apparatus having efficient min and max functions
JPH02170263A (en) Neural network signal processor
JPH02300983A (en) Method for high speed arithmetic processing in a central processor
EP0889416A3 (en) Digital signal processor architecture optimized for performing fast fourier transforms
JPS57141753A (en) Multiplication circuit
JPH02197952A (en) Reconfigurable multiprocessor
JPS5776634A (en) Digital signal processor
EP0212571A3 (en) Method and circuit for performing discrete transforms
EP0840461A3 (en) Galois field multiplier for Reed-Solomon decoder
JPS63278136A (en) Arithmetic circuit
JPH0484219A (en) Arithmetic processor and arithmetic processing method
CA2400647A1 (en) Digital signal processor with coupled multiply-accumulate units
CA2272567A1 (en) Multiplier for performing 3d graphics interpolations

Legal Events

Date Code Title Description
17P Request for examination filed

Effective date: 19900216

AK Designated contracting states:

Kind code of ref document: A2

Designated state(s): DE ES FR GB

AK Designated contracting states:

Kind code of ref document: A3

Designated state(s): DE ES FR GB

18W Withdrawn

Withdrawal date: 19941216