EP0371772A3 - Memory accessing switch network - Google Patents

Memory accessing switch network Download PDF

Info

Publication number
EP0371772A3
EP0371772A3 EP19890312386 EP89312386A EP0371772A3 EP 0371772 A3 EP0371772 A3 EP 0371772A3 EP 19890312386 EP19890312386 EP 19890312386 EP 89312386 A EP89312386 A EP 89312386A EP 0371772 A3 EP0371772 A3 EP 0371772A3
Authority
EP
Grant status
Application
Patent type
Prior art keywords
requests
memory
processors
same
multiplicity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP19890312386
Other languages
German (de)
French (fr)
Other versions
EP0371772A2 (en )
EP0371772B1 (en )
Inventor
Philip P. Carvey
William R. Crowther
Randall D. Rettberg
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bolt Beranek and Newman Inc
Original Assignee
Bolt Beranek and Newman Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/173Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356Indirect interconnection networks
    • G06F15/17368Indirect interconnection networks non hierarchical topologies
    • G06F15/17393Indirect interconnection networks non hierarchical topologies having multistage networks, e.g. broadcasting scattering, gathering, hot spot contention, combining/decombining

Abstract

In the parallel processing computational apparatus disclosed herein, a switching network employing both routing switch elements and concentrator elements efficiently couples bit serial messages from a multiplicity of processors to a multiplicity of memory modules. The apparatus operates in a highly synchronous mode in which all processors issue memory requests only at essentially the same predetermined time within a frame interval encompassing a predetermined substantial number of clock periods. The routing switch elements and concentrator elements incorporate means for comparing the addresses of requests which may be blocked at any element with requests which get through and, if the addresses are the same, returning the memory response to all processors seeking the same memory location.
EP19890312386 1988-11-30 1989-11-29 Memory accessing switch network Expired - Lifetime EP0371772B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US07277993 US5041971A (en) 1988-11-30 1988-11-30 Memory accessing switch network
US277993 1988-11-30

Publications (3)

Publication Number Publication Date
EP0371772A2 true EP0371772A2 (en) 1990-06-06
EP0371772A3 true true EP0371772A3 (en) 1991-07-03
EP0371772B1 EP0371772B1 (en) 1996-01-31

Family

ID=23063236

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19890312386 Expired - Lifetime EP0371772B1 (en) 1988-11-30 1989-11-29 Memory accessing switch network

Country Status (4)

Country Link
US (1) US5041971A (en)
EP (1) EP0371772B1 (en)
JP (1) JP2781623B2 (en)
DE (2) DE68925571T2 (en)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5276828A (en) * 1989-03-01 1994-01-04 Digital Equipment Corporation Methods of maintaining cache coherence and processor synchronization in a multiprocessor system using send and receive instructions
US5142686A (en) * 1989-10-20 1992-08-25 United Technologies Corporation Multiprocessor system having processors and switches with each pair of processors connected through a single switch using Latin square matrix
US6070003A (en) * 1989-11-17 2000-05-30 Texas Instruments Incorporated System and method of memory access in apparatus having plural processors and plural memories
US5226125A (en) * 1989-11-17 1993-07-06 Keith Balmer Switch matrix having integrated crosspoint logic and method of operation
DE68928980D1 (en) * 1989-11-17 1999-06-02 Texas Instruments Inc Multiprocessor with crossbar switches between processors and memories
FR2666472B1 (en) * 1990-08-31 1992-10-16 Alcatel Nv Temporary information storage system comprising a buffer memory storing data in blocks of fixed or variable length data.
US5809292A (en) * 1990-11-13 1998-09-15 International Business Machines Corporation Floating point for simid array machine
US5590345A (en) * 1990-11-13 1996-12-31 International Business Machines Corporation Advanced parallel array processor(APAP)
US5594918A (en) * 1991-05-13 1997-01-14 International Business Machines Corporation Parallel computer system providing multi-ported intelligent memory
US5794059A (en) * 1990-11-13 1998-08-11 International Business Machines Corporation N-dimensional modified hypercube
US5963745A (en) * 1990-11-13 1999-10-05 International Business Machines Corporation APAP I/O programmable router
US5765012A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Controller for a SIMD/MIMD array having an instruction sequencer utilizing a canned routine library
US5625836A (en) * 1990-11-13 1997-04-29 International Business Machines Corporation SIMD/MIMD processing memory element (PME)
US5963746A (en) * 1990-11-13 1999-10-05 International Business Machines Corporation Fully distributed processing memory element
US5765015A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Slide network for an array processor
US5734921A (en) * 1990-11-13 1998-03-31 International Business Machines Corporation Advanced parallel array processor computer package
US5828894A (en) * 1990-11-13 1998-10-27 International Business Machines Corporation Array processor having grouping of SIMD pickets
US5966528A (en) * 1990-11-13 1999-10-12 International Business Machines Corporation SIMD/MIMD array processor with vector processing
US5630162A (en) * 1990-11-13 1997-05-13 International Business Machines Corporation Array processor dotted communication network based on H-DOTs
US5708836A (en) * 1990-11-13 1998-01-13 International Business Machines Corporation SIMD/MIMD inter-processor communication
US5815723A (en) * 1990-11-13 1998-09-29 International Business Machines Corporation Picket autonomy on a SIMD machine
DE69131272T2 (en) * 1990-11-13 1999-12-09 Ibm Parallel associative processor system
US5617577A (en) * 1990-11-13 1997-04-01 International Business Machines Corporation Advanced parallel array processor I/O connection
US5765011A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Parallel processing system having a synchronous SIMD processing with processing elements emulating SIMD operation using individual instruction streams
US5588152A (en) * 1990-11-13 1996-12-24 International Business Machines Corporation Advanced parallel processor including advanced support hardware
JP2777301B2 (en) * 1992-01-07 1998-07-16 三菱電機株式会社 Recording device
JP2642039B2 (en) * 1992-05-22 1997-08-20 インターナショナル・ビジネス・マシーンズ・コーポレイション Array processor
JP3237736B2 (en) * 1993-09-07 2001-12-10 エヌシーアール インターナショナル インコーポレイテッド Matrix structure of the data storage device
US5495589A (en) * 1993-12-23 1996-02-27 Unisys Corporation Architecture for smart control of bi-directional transfer of data
US5450578A (en) * 1993-12-23 1995-09-12 Unisys Corporation Method and apparatus for automatically routing around faults within an interconnect system
US5592142A (en) * 1995-09-15 1997-01-07 International Business Machines Corporation High speed greater than or equal to compare circuit
US6473827B2 (en) * 1998-12-22 2002-10-29 Ncr Corporation Distributed multi-fabric interconnect
WO2003009142A1 (en) * 2001-07-17 2003-01-30 Alcatel Internetworking, Inc. Switch fabric with dual port memory emulation scheme
US20080282050A1 (en) * 2007-05-07 2008-11-13 On Demand Microelectronics Methods and arrangements for controlling memory operations
US8306042B1 (en) * 2009-06-19 2012-11-06 Google Inc. Class-based deterministic packet routing

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4598400A (en) * 1983-05-31 1986-07-01 Thinking Machines Corporation Method and apparatus for routing message packets
WO1987000374A1 (en) * 1985-06-27 1987-01-15 American Telephone & Telegraph Company Reliable synchronous inter-node communication in a self-routing network

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4805091A (en) * 1985-06-04 1989-02-14 Thinking Machines Corporation Method and apparatus for interconnecting processors in a hyper-dimensional array
US4831519A (en) * 1985-12-12 1989-05-16 Itt Corporation Cellular array processor with variable nesting depth vector control by selective enabling of left and right neighboring processor cells
US4814980A (en) * 1986-04-01 1989-03-21 California Institute Of Technology Concurrent hypercube system with improved message passing
US4789927A (en) * 1986-04-07 1988-12-06 Silicon Graphics, Inc. Interleaved pipeline parallel processing architecture

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4598400A (en) * 1983-05-31 1986-07-01 Thinking Machines Corporation Method and apparatus for routing message packets
WO1987000374A1 (en) * 1985-06-27 1987-01-15 American Telephone & Telegraph Company Reliable synchronous inter-node communication in a self-routing network

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
COMPUTER. vol. 20, no. 6, June 1987, LONG BEACH US pages 30 - 40; V.P.Kumar: "Augmented shuffle-exchange multistage interconnection networks" *
MICROPROCESSING AND MICROPROGRAMMING. vol. 24, no. 1988, 01 August 1988, AMSTERDAM NL pages 511 - 518; V.C.Barbosa: "Specification of a communication virtual processor for parallel processing system" *
Proceedings of the 1986 international conference on parallel processing 19 August 1986, University_Park, US pages 721 - 728; T.H.Cormen: "A hyperconcentrator switch for routing bitserial messages" *

Also Published As

Publication number Publication date Type
JP2781623B2 (en) 1998-07-30 grant
JPH02263260A (en) 1990-10-26 application
DE68925571T2 (en) 1996-08-01 grant
EP0371772A2 (en) 1990-06-06 application
EP0371772B1 (en) 1996-01-31 grant
US5041971A (en) 1991-08-20 grant
DE68925571D1 (en) 1996-03-14 grant

Similar Documents

Publication Publication Date Title
JPS57195397A (en) Locally doubled storage device
JPH04113444A (en) Bidirectional ring bus device
JPS5833766A (en) Multi-microcomputer
JPH02253356A (en) Hierarchical cache memory device and its control system
DE3428775A1 (en) solar cell module
DE69108185T2 (en) Adsorbent with high thermal conductivity.
JPS62232061A (en) Data transmission processor
DE29611082U1 (en) Solar module switching rate
JPS6298842A (en) Packet switching system
KR940015822A (en) The change of state of the memory modules in a multiprocessor system, test methods
WO2002050624A3 (en) Processor architecture
JPS59189465A (en) Fault detecting system of multiprocessor system
JPS58103063A (en) Matrix storage device
JPH0248891A (en) Additional service control system in communication node
DE3107888A1 (en) solar concentrator
JPS60232742A (en) Decentralized control system of processor
DE29804621U1 (en) Oblique, flat-roof and facade quick mounting system for solar modules
Quatember Modular crossbar switch for large-scale multiprocessor systems: structure and implementation
JPS54133847A (en) Control system of memory unit
JPS6132162A (en) Competition preventing circuit of information transfer
JPS52110537A (en) Multiple data processing system
JPS61145629A (en) Access system of image memory
JPH0348305A (en) Robot control device
JPS57113165A (en) Data processor
JPH0341523A (en) Parallel process ordering system

Legal Events

Date Code Title Description
AK Designated contracting states:

Kind code of ref document: A2

Designated state(s): DE FR GB IT

AK Designated contracting states:

Kind code of ref document: A3

Designated state(s): DE FR GB IT

17P Request for examination filed

Effective date: 19911217

17Q First examination report

Effective date: 19930604

AK Designated contracting states:

Kind code of ref document: B1

Designated state(s): DE FR GB IT

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 19960131

REF Corresponds to:

Ref document number: 68925571

Country of ref document: DE

Date of ref document: 19960314

ET Fr: translation filed
26N No opposition filed
REG Reference to a national code

Ref country code: FR

Ref legal event code: CD

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Postgrant: annual fees paid to national office

Ref country code: GB

Payment date: 20031121

Year of fee payment: 15

PGFP Postgrant: annual fees paid to national office

Ref country code: DE

Payment date: 20031127

Year of fee payment: 15

PGFP Postgrant: annual fees paid to national office

Ref country code: FR

Payment date: 20031128

Year of fee payment: 15

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20041129

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050601

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20041129

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050729

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST