EP0312528A1 - Multiple-plate hybrid device. - Google Patents
Multiple-plate hybrid device.Info
- Publication number
- EP0312528A1 EP0312528A1 EP87902435A EP87902435A EP0312528A1 EP 0312528 A1 EP0312528 A1 EP 0312528A1 EP 87902435 A EP87902435 A EP 87902435A EP 87902435 A EP87902435 A EP 87902435A EP 0312528 A1 EP0312528 A1 EP 0312528A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- hybrid
- metal
- plate
- hybrid device
- thick
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/162—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits the devices being mounted on two or more different substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the invention relates to a multi-plate hybrid device with integrated heat dissipation according to the preamble of the main claim.
- a hybrid circuit is understood to mean microcircuit integration in which passive components, the resistors, capacitors, small inductors, are produced with their wiring as a film circuit. The active components and sometimes simple integrated circuits are then used as semiconductor components in this subcircuit. While the modular design of devices has long established itself in printed circuit board technology, it has not yet found much use in hybrid technology. The most important obstacle is likely to be the heat development during the operation of hybrid substrates and their dissipation. This applies particularly to the arrangement of several hybrid substrates in a confined space.
- the multi-plate hybrid device according to the invention Integrated heat dissipation with the features of the main claim has the advantage that several layers of hybrid substrates, especially thick-film hybrid substrates can be used, which have a favorable thermal dissipation, a very high component density and thus a modular system with almost any expansion possibilities.
- Suitable metal frames for holding the thick-film hybrid substrates are those with heat dissipation and those without heat dissipation.
- the metal frames with heat dissipation should have a metal plate for contact with the thick-film hybrid substrate and should overlap the thick-film hybrid substrates with lateral legs, forming guide grooves.
- Such intermediate carriers consist of opposing frames, in the mutually facing end faces of guide grooves for inserting thick-film hybrid substrates are formed.
- the back of this metal case is covered by a lid that has an annular projection in a correspondingly arranged sealing groove engages on the back of the metal housing.
- connection lugs protruding from the thick-film hybrid substrates should be combined using a connecting board or lead frame.
- This connection board is covered by a cover profile on the front of the metal housing, with a connector passing through this cover profile and engaging with connection pins in the connection board.
- the contact pins end, for example, in contact bores of the plug, these contact bores being accessible from the outside. This creates a suitable connection between the hybrid circuit and the outside of the housing.
- connection board or the lead frame for example a 1-wire plate, can be rigid or flexible.
- Figure 1 is a partially shown longitudinal section through an inventive multi-plate hybrid device with integrated heat dissipation
- FIG. 2 shows a cross section through the multi-plate hybrid device according to FIG. 1 along line II-II;
- Figure 3 is a rear view of a metal housing for the Multi-plate hybrid device
- Figure 4 shows a cross section through a cover profile to cover the back of the multi-plate hybrid device.
- a multi-plate hybrid device with integrated heat dissipation has, according to FIGS. 1-3, a metal housing 1 which consists of metal frames 2-5 stacked one above the other.
- a cover frame 2 and a base frame 5 are shown, between which intermediate supports 3 and a further intermediate support 4 with heat coupling are arranged.
- Cover frame 2, base frame 5 and intermediate support 4 with heat coupling have an approximately U-shaped cross section
- the intermediate carrier 3 lacks a metal plate, rather there are two opposing frames
- the guide grooves 10, 13 serve to accommodate thick-film hybrid substrates 14, a thick-film hybrid substrate being held only in the guide grooves 13 by the intermediate carrier 3, while the thick-layer hybrid substrates 14 in the cover frame 2, the intermediate carrier 4 and the base frame 5 there also on the metal plates 6 and 7 concerns.
- the thick-film hybrid substrates 14 can be glued to the metal plates 6 or 7, with for example the metal plate 6 of the base frame 5 also having an output stage, for example a transistor or Semiconductor output stage, or the like may be glued on with a convertible top.
- the metal frames 2-5 are threaded through screw channels 15 into which screw bolts, not shown, are inserted, by means of which the metal frames 2-5 are clamped together to form the metal housing 1.
- the rear of the metal housing 1 shown in FIG. 3 is provided with a sealing groove 16, into which in
- Use position engages a projection 17 formed in a lid 17 shown in Figure 4 and is glued.
- the front side of the metal housing 1 shown in FIG. 1 also has a sealing groove 19 into which a diaphragm profile 20 engages with a projection 21.
- the aperture profile 20 is penetrated by a plug 22, in which contact holes 23 are formed.
- the contact hole 23 is connected via a contact pin 24 to a connection board (printed circuit board) 25. Terminal lugs 26 from the thick-film hybrid substrates 14 open into this connection board 25.
Abstract
Appareil hybride à plaquettes multiples avec dissipation de chaleur intégrée pour substrats hybrides en couche épaisse (14) comportant des circuits hybrides. Dans cet appareil, les substrats hybrides en couche épaisse sont insérés dans les cadres métalliques (2, 5) d'un boîtier métallique (1) et couplés au moins partiellement avec des parties des cadres métalliques en vue de dissiper la chaleur engendrée. Des barettes de raccordement (26) dépassant des substrats hybrides en couche ßpaisse sont réunies au moyen d'une platine de connexion (25), laquelle coopère avec un connecteur (22).Hybrid multiple wafer apparatus with integrated heat dissipation for thick film hybrid substrates (14) having hybrid circuits. In this device, the thick-film hybrid substrates are inserted into the metal frames (2, 5) of a metal case (1) and at least partially coupled with parts of the metal frames in order to dissipate the heat generated. Connection bars (26) protruding from thick-layer hybrid substrates are joined by means of a connection plate (25), which cooperates with a connector (22).
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19863621930 DE3621930A1 (en) | 1986-06-30 | 1986-06-30 | MULTI-PLATE HYDDRID DEVICE WITH INTEGRATED HEAT EXTRACTION |
DE3621930 | 1986-06-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0312528A1 true EP0312528A1 (en) | 1989-04-26 |
EP0312528B1 EP0312528B1 (en) | 1990-02-28 |
Family
ID=6304064
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP87902435A Expired - Lifetime EP0312528B1 (en) | 1986-06-30 | 1987-05-09 | Multiple-plate hybrid device |
Country Status (6)
Country | Link |
---|---|
US (1) | US4912601A (en) |
EP (1) | EP0312528B1 (en) |
JP (1) | JPH01503098A (en) |
KR (1) | KR950009627B1 (en) |
DE (2) | DE3621930A1 (en) |
WO (1) | WO1988000396A1 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3813396A1 (en) * | 1988-04-21 | 1989-11-02 | Bosch Gmbh Robert | Housing for electronic apparatuses |
US5221696A (en) * | 1989-03-29 | 1993-06-22 | Alcon Laboratories, Inc. | Use of monoacyl phosphoglycerides to enhance the corneal penetration of ophthalmic drugs |
GB2230258B (en) * | 1989-04-14 | 1993-10-20 | Gen Electric | Consolidated member and method and preform for making |
GB2245649A (en) * | 1990-06-29 | 1992-01-08 | Champion Spark Plug Europ | Semi-conductor control of i.c.engine ignition distribution |
US5975201A (en) * | 1994-10-31 | 1999-11-02 | The Johns Hopkins University | Heat sink for increasing through-thickness thermal conductivity of organic matrix composite structures |
US8619434B2 (en) * | 2008-02-13 | 2013-12-31 | Cameron International Corporation | Arrangement system |
CN110191610B (en) * | 2019-05-23 | 2020-12-18 | 徐州工业职业技术学院 | Multi-track structure of industrial computer cabinet |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3243661A (en) * | 1963-06-25 | 1966-03-29 | United Aircraft Corp | Enhanced micro-modules |
US4203147A (en) * | 1973-08-02 | 1980-05-13 | A.R.D. Anstalt | Electrostatic shielding assembly for mounting electric circuit boards |
JPS5053865A (en) * | 1973-09-14 | 1975-05-13 | ||
US3963301A (en) * | 1974-12-20 | 1976-06-15 | Sperry Rand Corporation | Mother-board interconnection system |
US4179172A (en) * | 1978-06-30 | 1979-12-18 | Burr-Brown Research Corporation | Modular hardware packaging apparatus |
US4225900A (en) * | 1978-10-25 | 1980-09-30 | Raytheon Company | Integrated circuit device package interconnect means |
US4283754A (en) * | 1979-03-26 | 1981-08-11 | Bunker Ramo Corporation | Cooling system for multiwafer high density circuit |
US4339628A (en) * | 1980-08-20 | 1982-07-13 | Northern Telecom Limited | RF Shielding support for stacked electrical circuit boards |
JPS5757866A (en) * | 1980-09-24 | 1982-04-07 | Toshiba Tungaloy Co Ltd | Hard alloy having nitride layer |
US4549200A (en) * | 1982-07-08 | 1985-10-22 | International Business Machines Corporation | Repairable multi-level overlay system for semiconductor device |
US4597291A (en) * | 1983-09-23 | 1986-07-01 | Ohkura Electric Co., Ltd. | Connectible instrument casing |
-
1986
- 1986-06-30 DE DE19863621930 patent/DE3621930A1/en not_active Withdrawn
-
1987
- 1987-05-09 JP JP62502854A patent/JPH01503098A/en active Pending
- 1987-05-09 WO PCT/DE1987/000218 patent/WO1988000396A1/en active IP Right Grant
- 1987-05-09 US US07/290,169 patent/US4912601A/en not_active Expired - Fee Related
- 1987-05-09 EP EP87902435A patent/EP0312528B1/en not_active Expired - Lifetime
- 1987-05-09 KR KR1019880700226A patent/KR950009627B1/en active IP Right Grant
- 1987-05-09 DE DE8787902435T patent/DE3761791D1/en not_active Expired - Lifetime
Non-Patent Citations (1)
Title |
---|
See references of WO8800396A1 * |
Also Published As
Publication number | Publication date |
---|---|
WO1988000396A1 (en) | 1988-01-14 |
DE3621930A1 (en) | 1988-01-07 |
KR950009627B1 (en) | 1995-08-25 |
DE3761791D1 (en) | 1990-04-05 |
US4912601A (en) | 1990-03-27 |
JPH01503098A (en) | 1989-10-19 |
EP0312528B1 (en) | 1990-02-28 |
KR880701465A (en) | 1988-07-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3616494C2 (en) | ||
DE112007002446B4 (en) | Electronic circuit device and method for its manufacture | |
DE102009002191B4 (en) | Power semiconductor module, power semiconductor module assembly, and method of making a power semiconductor module assembly | |
DE19720275B4 (en) | Substrate for a semiconductor device, manufacturing method for the same and a stackable semiconductor device using the substrate | |
DE102005024900A1 (en) | Semiconductor device | |
DE3911711A1 (en) | MODULE STRUCTURE WITH INTEGRATED SEMICONDUCTOR CHIP AND CHIP CARRIER | |
DE3835767C2 (en) | ||
DE4410029A1 (en) | Spring-loaded heat sink arrangement for a plurality of integrated circuits on a substrate | |
DE1951583A1 (en) | Semiconductor devices with an elongated body made of malleable material | |
DE10335622A1 (en) | Resin sealed semiconductor package | |
DE2806099A1 (en) | SEMICONDUCTOR ASSEMBLY | |
DE2451211A1 (en) | SEAL PACKING FOR INTEGRATED CIRCUITS | |
DE102014221443A1 (en) | Electronic component and method for the production of electronic components | |
EP0312528A1 (en) | Multiple-plate hybrid device. | |
DE212021000233U1 (en) | semiconductor module | |
DE3930858C2 (en) | module Design | |
DE3614086C2 (en) | Device for heat dissipation from a unit containing electronic components and method for thermally coupling a unit containing electronic components | |
DE3619636A1 (en) | Housing for integrated circuits | |
DE102021109658B3 (en) | Method of manufacturing a semiconductor power device and semiconductor power device manufactured therewith and a tool part for a sintering press and use of a sintering press | |
DE10249331B4 (en) | cooler | |
EP0751562B1 (en) | Thermally conducting fastening of an electronic power device to a printed circuit board with a heat dissipator | |
DE3628556C1 (en) | Semiconductor device | |
DE4333956A1 (en) | Method for attaching integrated circuit chips with a TAB structure to a substrate | |
DE4210834A1 (en) | Heat sink for integrated circuit micro-chip thin film package - uses cooling plate with cooling channels open to membrane sealed to underside of plate inside facing IC micro-package | |
DE10142118B4 (en) | Electronic component with at least two stacked semiconductor chips and method for its production |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 19881117 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR IT |
|
17Q | First examination report despatched |
Effective date: 19890803 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR IT |
|
REF | Corresponds to: |
Ref document number: 3761791 Country of ref document: DE Date of ref document: 19900405 |
|
ET | Fr: translation filed | ||
ITF | It: translation for a ep patent filed |
Owner name: STUDIO JAUMANN |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
ITTA | It: last paid annual fee | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19940530 Year of fee payment: 8 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19940727 Year of fee payment: 8 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19960201 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Effective date: 19960229 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20050509 |