EP0251275A2 - Rauschunterdrückungsschaltung - Google Patents

Rauschunterdrückungsschaltung Download PDF

Info

Publication number
EP0251275A2
EP0251275A2 EP87109329A EP87109329A EP0251275A2 EP 0251275 A2 EP0251275 A2 EP 0251275A2 EP 87109329 A EP87109329 A EP 87109329A EP 87109329 A EP87109329 A EP 87109329A EP 0251275 A2 EP0251275 A2 EP 0251275A2
Authority
EP
European Patent Office
Prior art keywords
circuit
level
switching means
q4
input signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP87109329A
Other languages
English (en)
French (fr)
Other versions
EP0251275A3 (en
EP0251275B1 (de
Inventor
Tomotaka C/O Patent Division Saito
Kazumasa C/O Patent Division Ando
Akira Wada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Toshiba Microelectronics Corp
Original Assignee
Toshiba Corp
Toshiba Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP61155708A priority Critical patent/JPS6310913A/ja
Priority to JP155708/86 priority
Priority to JP62000830A priority patent/JPH0431603B2/ja
Priority to JP830/87 priority
Application filed by Toshiba Corp, Toshiba Microelectronics Corp filed Critical Toshiba Corp
Publication of EP0251275A2 publication Critical patent/EP0251275A2/de
Publication of EP0251275A3 publication Critical patent/EP0251275A3/en
Application granted granted Critical
Publication of EP0251275B1 publication Critical patent/EP0251275B1/de
Anticipated expiration legal-status Critical
Application status is Expired - Lifetime legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/125Discriminating pulses
    • H03K5/1252Suppression or limitation of noise or interference
EP19870109329 1986-07-02 1987-06-29 Rauschunterdrückungsschaltung Expired - Lifetime EP0251275B1 (de)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP61155708A JPS6310913A (en) 1986-07-02 1986-07-02 Noise elimination circuit
JP155708/86 1986-07-02
JP62000830A JPH0431603B2 (de) 1987-01-06 1987-01-06
JP830/87 1987-01-06

Publications (3)

Publication Number Publication Date
EP0251275A2 true EP0251275A2 (de) 1988-01-07
EP0251275A3 EP0251275A3 (en) 1989-04-05
EP0251275B1 EP0251275B1 (de) 1992-01-22

Family

ID=26333925

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19870109329 Expired - Lifetime EP0251275B1 (de) 1986-07-02 1987-06-29 Rauschunterdrückungsschaltung

Country Status (3)

Country Link
US (1) US4760279A (de)
EP (1) EP0251275B1 (de)
DE (1) DE3776209D1 (de)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0434380A1 (de) * 1989-12-20 1991-06-26 Sgs-Thomson Microelectronics, Inc. Störungsunempfindlicher Eingangspuffer
GB2257856A (en) * 1991-07-19 1993-01-20 Samsung Electronics Co Ltd Data output buffer
DE19855195A1 (de) * 1998-11-30 2000-06-15 Siemens Ag Anordnung zur Filterung von kurzzeitigen Spannungsimpulsen in einem digitalen Schaltkreis
WO2009030997A2 (en) * 2007-09-03 2009-03-12 John Bainbridge Hardening of self-timed circuits against glitches
CN101860351B (zh) * 2009-04-09 2012-12-12 智原科技股份有限公司 脉冲干扰消除电路

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0171022A3 (de) * 1984-07-31 1988-02-03 Yamaha Corporation Signalverzögerungsvorrichtung
JPH01119773A (en) * 1987-11-02 1989-05-11 Mitsubishi Electric Corp Inverter circuit
US4877980A (en) * 1988-03-10 1989-10-31 Advanced Micro Devices, Inc. Time variant drive circuit for high speed bus driver to limit oscillations or ringing on a bus
US4959563A (en) * 1988-06-29 1990-09-25 Texas Instruments Incorporated Adjustable low noise output circuit
US4924120A (en) * 1988-06-29 1990-05-08 Texas Instruments Incorporated Low noise output circuit
CA1331214C (en) * 1989-01-05 1994-08-02 Kun-Ming Lee Interfacing control circuit with active circuit charge or discharge
US5010256A (en) * 1989-02-21 1991-04-23 United Technologies Corporation Gate output driver using slew-rate control
JPH02283120A (en) * 1989-04-25 1990-11-20 Toshiba Corp Noise eliminator
US5057706A (en) * 1990-07-18 1991-10-15 Western Digital Corporation One-shot pulse generator
JP2975122B2 (ja) * 1990-12-26 1999-11-10 富士通株式会社 レベル変換回路
US5265038A (en) * 1991-04-03 1993-11-23 Zilog, Inc. Computer system peripheral connection pulse filtering technique and circuit
US5198710A (en) * 1991-05-30 1993-03-30 Texas Instruments Incorporated Bi-directional digital noise glitch filter
US5120992A (en) * 1991-07-03 1992-06-09 National Semiconductor Corporation CMOS output driver with transition time control circuit
JP2567179B2 (ja) * 1992-03-18 1996-12-25 株式会社東芝 レベル変換回路
JPH05276004A (ja) * 1992-03-30 1993-10-22 Mitsubishi Electric Corp 出力回路
JP2759577B2 (ja) * 1992-05-14 1998-05-28 三菱電機株式会社 バッファ回路
US6025739A (en) * 1998-04-21 2000-02-15 International Business Machines Corporation CMOS driver circuit for providing a logic function while reducing pass-through current
US6353341B1 (en) * 1999-11-12 2002-03-05 Xilinx, Inc. Method and apparatus for discriminating against signal interference
US6271698B1 (en) * 1999-11-17 2001-08-07 Transwitch Corp Method and apparatus for correcting imperfectly equalized bipolar signals
US7317340B2 (en) * 2001-08-31 2008-01-08 Altera Coporation Glitch free reset circuit
US6870895B2 (en) * 2002-12-19 2005-03-22 Semiconductor Energy Laboratory Co., Ltd. Shift register and driving method thereof
US6833736B2 (en) * 2003-02-07 2004-12-21 Toshiba America Electronic Components, Inc. Pulse generating circuit
JP4245466B2 (ja) * 2003-12-04 2009-03-25 Necエレクトロニクス株式会社 ノイズ除去回路
US6894540B1 (en) * 2003-12-17 2005-05-17 Freescale Semiconductor, Inc. Glitch removal circuit
US7498846B1 (en) 2004-06-08 2009-03-03 Transmeta Corporation Power efficient multiplexer
US7142018B2 (en) 2004-06-08 2006-11-28 Transmeta Corporation Circuits and methods for detecting and assisting wire transitions
US7405597B1 (en) 2005-06-30 2008-07-29 Transmeta Corporation Advanced repeater with duty cycle adjustment
US7336103B1 (en) * 2004-06-08 2008-02-26 Transmeta Corporation Stacked inverter delay chain
US7635992B1 (en) 2004-06-08 2009-12-22 Robert Paul Masleid Configurable tapered delay chain with multiple sizes of delay elements
US7592842B2 (en) * 2004-12-23 2009-09-22 Robert Paul Masleid Configurable delay chain with stacked inverter delay elements
US7173455B2 (en) 2004-06-08 2007-02-06 Transmeta Corporation Repeater circuit having different operating and reset voltage ranges, and methods thereof
US7304503B2 (en) * 2004-06-08 2007-12-04 Transmeta Corporation Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability
US7656212B1 (en) 2004-06-08 2010-02-02 Robert Paul Masleid Configurable delay chain with switching control for tail delay elements
US7071747B1 (en) 2004-06-15 2006-07-04 Transmeta Corporation Inverting zipper repeater circuit
JP5011781B2 (ja) * 2006-03-28 2012-08-29 富士通セミコンダクター株式会社 チョッパー回路
US20080115023A1 (en) * 2006-10-27 2008-05-15 Honeywell International Inc. Set hardened register
JP5151413B2 (ja) * 2007-11-20 2013-02-27 富士通セミコンダクター株式会社 データ保持回路
DE102009002688A1 (de) * 2009-04-28 2010-05-06 Robert Bosch Gmbh Störimpulsunterdrückungsschaltung
US9680465B2 (en) * 2014-08-21 2017-06-13 Cypress Semiconductor Corporation Switching circuit

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5673921A (en) * 1979-11-21 1981-06-19 Seikosha Co Ltd Chattering rejection circuit
FR2480491A3 (fr) * 1980-04-14 1981-10-16 Thomson Csf Mat Tel Dispositif de suppression de l'effet des rebondissements dans un commutateur mecanique, bouton-poussoir et clavier de commande comportant un tel dispositif

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4216388A (en) * 1978-08-07 1980-08-05 Rca Corporation Narrow pulse eliminator

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5673921A (en) * 1979-11-21 1981-06-19 Seikosha Co Ltd Chattering rejection circuit
FR2480491A3 (fr) * 1980-04-14 1981-10-16 Thomson Csf Mat Tel Dispositif de suppression de l'effet des rebondissements dans un commutateur mecanique, bouton-poussoir et clavier de commande comportant un tel dispositif

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN, vol. 5, no. 137 (E-72)[809], 29th August 1981; & JP-A-56 73 921 (SEIKOUSHIYA K.K.) 19-06-1981 *

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0434380A1 (de) * 1989-12-20 1991-06-26 Sgs-Thomson Microelectronics, Inc. Störungsunempfindlicher Eingangspuffer
GB2257856A (en) * 1991-07-19 1993-01-20 Samsung Electronics Co Ltd Data output buffer
US5315173A (en) * 1991-07-19 1994-05-24 Samsung Electronics Co., Ltd. Data buffer circuit with delay circuit to increase the length of a switching transition period during data signal inversion
DE19855195A1 (de) * 1998-11-30 2000-06-15 Siemens Ag Anordnung zur Filterung von kurzzeitigen Spannungsimpulsen in einem digitalen Schaltkreis
DE19855195C2 (de) * 1998-11-30 2001-02-08 Siemens Ag Anordnung zur Filterung von kurzzeitigen Spannungsimpulsen in einem digitalen Schaltkreis
WO2009030997A2 (en) * 2007-09-03 2009-03-12 John Bainbridge Hardening of self-timed circuits against glitches
WO2009030997A3 (en) * 2007-09-03 2009-07-09 John Bainbridge Hardening of self-timed circuits against glitches
CN101860351B (zh) * 2009-04-09 2012-12-12 智原科技股份有限公司 脉冲干扰消除电路

Also Published As

Publication number Publication date
EP0251275B1 (de) 1992-01-22
US4760279A (en) 1988-07-26
EP0251275A3 (en) 1989-04-05
DE3776209D1 (de) 1992-03-05

Similar Documents

Publication Publication Date Title
US4071783A (en) Enhancement/depletion mode field effect transistor driver
US4885484A (en) Voltage clamped differential to single ended converter circuit
US6236242B1 (en) Line receiver circuit with large common mode range for differential input signals
US4777389A (en) Output buffer circuits for reducing ground bounce noise
US5646550A (en) High reliability output buffer for multiple voltage system
EP0164360B1 (de) Eingangspufferschaltung zur aufnahme von eingangsspannungen auf mehrfacher ebene
US4806804A (en) Mosfet integrated delay line for digital signals
EP0513663B1 (de) Vereinfachte Ausgangspufferschaltung mit niedriger Störspannung
US3541353A (en) Mosfet digital gate
US4408135A (en) Multi-level signal generating circuit
US4656373A (en) High-speed voltage level shift circuit
US5115150A (en) Low power CMOS bus receiver with small setup time
US4479067A (en) Output buffer circuit
US6762957B2 (en) Low clock swing latch for dual-supply voltage design
EP0476940B1 (de) Verriegelungsschaltung mit verminderter Metastabilität
EP0668658A2 (de) Ausgangsschaltung zur Verwendung in einer integrierten Halbleiterschaltung
KR100472836B1 (ko) 고속 샘플링 수신기
US5448182A (en) Driver circuit with self-adjusting impedance matching
US4490633A (en) TTL to CMOS input buffer
US5140179A (en) Master-slave type flip-flop circuit
US6060910A (en) Dynamic logic circuit
US4570084A (en) Clocked differential cascode voltage switch logic systems
USRE34808E (en) TTL/CMOS compatible input buffer with Schmitt trigger
EP0291062A1 (de) Referenzspannungsgeneratorschaltung
US4733110A (en) BICMOS logical circuits

Legal Events

Date Code Title Description
AK Designated contracting states:

Kind code of ref document: A2

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19870724

RIN1 Inventor (correction)

Inventor name: SAITO, TOMOTAKA C/O PATENT DIVISION

Inventor name: WADA, AKIRA

Inventor name: ANDO, KAZUMASA C/O PATENT DIVISION

AK Designated contracting states:

Kind code of ref document: A3

Designated state(s): DE FR GB

17Q First examination report

Effective date: 19891213

AK Designated contracting states:

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 3776209

Country of ref document: DE

Date of ref document: 19920305

Format of ref document f/p: P

ET Fr: translation filed
26N No opposition filed
PGFP Postgrant: annual fees paid to national office

Ref country code: FR

Payment date: 19970610

Year of fee payment: 11

PGFP Postgrant: annual fees paid to national office

Ref country code: GB

Payment date: 19970620

Year of fee payment: 11

PGFP Postgrant: annual fees paid to national office

Ref country code: DE

Payment date: 19970704

Year of fee payment: 11

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19980629

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 19980629

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19990226

PG25 Lapsed in a contracting state announced via postgrant inform. from nat. office to epo

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 19990401

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST