DE69434728D1 - Synchronisationssystem und verfahren in einem datencachesystem mit aufgeteiltem pegel - Google Patents

Synchronisationssystem und verfahren in einem datencachesystem mit aufgeteiltem pegel

Info

Publication number
DE69434728D1
DE69434728D1 DE69434728T DE69434728T DE69434728D1 DE 69434728 D1 DE69434728 D1 DE 69434728D1 DE 69434728 T DE69434728 T DE 69434728T DE 69434728 T DE69434728 T DE 69434728T DE 69434728 D1 DE69434728 D1 DE 69434728D1
Authority
DE
Germany
Prior art keywords
data cache
split level
synchronization
synchronization system
cache system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69434728T
Other languages
English (en)
Other versions
DE69434728T2 (de
Inventor
Joseph P Bratt
John Brennan
Peter Yan-Tek Hsu
William A Huffman
Joseph T Scanlon
Steve Ciavaglia
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
MIPS Tech LLC
Original Assignee
Toshiba Corp
MIPS Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, MIPS Technologies Inc filed Critical Toshiba Corp
Publication of DE69434728D1 publication Critical patent/DE69434728D1/de
Application granted granted Critical
Publication of DE69434728T2 publication Critical patent/DE69434728T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE69434728T 1993-12-15 1994-12-15 Synchronisationssystem und verfahren in einem datencachesystem mit aufgeteiltem pegel Expired - Lifetime DE69434728T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/167,005 US5572704A (en) 1993-12-15 1993-12-15 System and method for controlling split-level caches in a multi-processor system including data loss and deadlock prevention schemes
US167005 1993-12-15
PCT/JP1994/002111 WO1995016959A1 (fr) 1993-12-15 1994-12-15 Dispositif et procede de synchronisation des systemes a antememoire de donnees a plusieurs niveaux

Publications (2)

Publication Number Publication Date
DE69434728D1 true DE69434728D1 (de) 2006-06-14
DE69434728T2 DE69434728T2 (de) 2007-04-26

Family

ID=22605558

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69434728T Expired - Lifetime DE69434728T2 (de) 1993-12-15 1994-12-15 Synchronisationssystem und verfahren in einem datencachesystem mit aufgeteiltem pegel

Country Status (10)

Country Link
US (2) US5572704A (de)
EP (1) EP0684561B1 (de)
JP (1) JP2631037B2 (de)
KR (1) KR0182344B1 (de)
CN (1) CN1054223C (de)
DE (1) DE69434728T2 (de)
HK (1) HK1018166A1 (de)
SG (1) SG75776A1 (de)
TW (1) TW367441B (de)
WO (1) WO1995016959A1 (de)

Families Citing this family (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5628021A (en) * 1992-12-31 1997-05-06 Seiko Epson Corporation System and method for assigning tags to control instruction processing in a superscalar processor
US5751995A (en) * 1994-01-04 1998-05-12 Intel Corporation Apparatus and method of maintaining processor ordering in a multiprocessor system which includes one or more processors that execute instructions speculatively
EP0803095A1 (de) 1994-10-14 1997-10-29 Silicon Graphics, Inc. Indexierung und mulitplizierung von verschachtelten cache-speichermatrixen
WO1996012231A1 (en) 1994-10-14 1996-04-25 Silicon Graphics, Inc. A translation buffer for detecting and preventing conflicting virtual addresses from being stored therein
US5737749A (en) * 1996-05-20 1998-04-07 International Business Machines Corporation Method and system for dynamically sharing cache capacity in a microprocessor
US5872976A (en) * 1997-04-01 1999-02-16 Landmark Systems Corporation Client-based system for monitoring the performance of application programs
US6175899B1 (en) * 1997-05-19 2001-01-16 International Business Machines Corporation Method for providing virtual atomicity in multi processor environment having access to multilevel caches
US6092156A (en) * 1997-11-05 2000-07-18 Unisys Corporation System and method for avoiding deadlocks utilizing split lock operations to provide exclusive access to memory during non-atomic operations
US7529907B2 (en) 1998-12-16 2009-05-05 Mips Technologies, Inc. Method and apparatus for improved computer load and store operations
US6389449B1 (en) * 1998-12-16 2002-05-14 Clearwater Networks, Inc. Interstream control and communications for multi-streaming digital processors
US7020879B1 (en) * 1998-12-16 2006-03-28 Mips Technologies, Inc. Interrupt and exception handling for multi-streaming digital processors
US7257814B1 (en) * 1998-12-16 2007-08-14 Mips Technologies, Inc. Method and apparatus for implementing atomicity of memory operations in dynamic multi-streaming processors
US7237093B1 (en) 1998-12-16 2007-06-26 Mips Technologies, Inc. Instruction fetching system in a multithreaded processor utilizing cache miss predictions to fetch instructions from multiple hardware streams
US6341331B1 (en) 1999-10-01 2002-01-22 International Business Machines Corporation Method and system for managing a raid storage system with cache
US6591361B1 (en) 1999-12-28 2003-07-08 International Business Machines Corporation Method and apparatus for converting data into different ordinal types
US6859862B1 (en) 2000-04-07 2005-02-22 Nintendo Co., Ltd. Method and apparatus for software management of on-chip cache
US6857061B1 (en) 2000-04-07 2005-02-15 Nintendo Co., Ltd. Method and apparatus for obtaining a scalar value directly from a vector register
US6701424B1 (en) * 2000-04-07 2004-03-02 Nintendo Co., Ltd. Method and apparatus for efficient loading and storing of vectors
JP2004518183A (ja) 2000-07-14 2004-06-17 クリアウオーター・ネツトワークス・インコーポレイテツド マルチスレッド・システムにおける命令のフェッチとディスパッチ
US7406554B1 (en) * 2000-07-20 2008-07-29 Silicon Graphics, Inc. Queue circuit and method for memory arbitration employing same
US7181600B1 (en) 2001-08-02 2007-02-20 Mips Technologies, Inc. Read-only access to CPO registers
US7185183B1 (en) 2001-08-02 2007-02-27 Mips Technologies, Inc. Atomic update of CPO state
GB2392742B (en) * 2002-09-04 2005-10-19 Advanced Risc Mach Ltd Synchronisation between pipelines in a data processing apparatus
US6836833B1 (en) * 2002-10-22 2004-12-28 Mips Technologies, Inc. Apparatus and method for discovering a scratch pad memory configuration
US7634638B1 (en) 2002-10-22 2009-12-15 Mips Technologies, Inc. Instruction encoding for system register bit set and clear
JP3855270B2 (ja) * 2003-05-29 2006-12-06 ソニー株式会社 アンテナ実装方法
CN100461142C (zh) * 2005-07-05 2009-02-11 威盛电子股份有限公司 微处理器、处理器总线系统、及执行稀疏写入处理的方法
US7454492B2 (en) * 2005-08-26 2008-11-18 International Business Machines Corporation Method and apparatus for configuring and modeling server information in an enterprise tooling environment
US7596661B2 (en) * 2005-09-01 2009-09-29 Mediatek Inc. Processing modules with multilevel cache architecture
US7711934B2 (en) * 2005-10-31 2010-05-04 Mips Technologies, Inc. Processor core and method for managing branch misprediction in an out-of-order processor pipeline
US7734901B2 (en) * 2005-10-31 2010-06-08 Mips Technologies, Inc. Processor core and method for managing program counter redirection in an out-of-order processor pipeline
US7721071B2 (en) * 2006-02-28 2010-05-18 Mips Technologies, Inc. System and method for propagating operand availability prediction bits with instructions through a pipeline in an out-of-order processor
US20070204139A1 (en) 2006-02-28 2007-08-30 Mips Technologies, Inc. Compact linked-list-based multi-threaded instruction graduation buffer
US20080016326A1 (en) * 2006-07-14 2008-01-17 Mips Technologies, Inc. Latest producer tracking in an out-of-order processor, and applications thereof
US7370178B1 (en) 2006-07-14 2008-05-06 Mips Technologies, Inc. Method for latest producer tracking in an out-of-order processor, and applications thereof
US7657708B2 (en) * 2006-08-18 2010-02-02 Mips Technologies, Inc. Methods for reducing data cache access power in a processor using way selection bits
US7650465B2 (en) 2006-08-18 2010-01-19 Mips Technologies, Inc. Micro tag array having way selection bits for reducing data cache access power
US7647475B2 (en) * 2006-09-06 2010-01-12 Mips Technologies, Inc. System for synchronizing an in-order co-processor with an out-of-order processor using a co-processor interface store data queue
US8032734B2 (en) * 2006-09-06 2011-10-04 Mips Technologies, Inc. Coprocessor load data queue for interfacing an out-of-order execution unit with an in-order coprocessor
US9946547B2 (en) 2006-09-29 2018-04-17 Arm Finance Overseas Limited Load/store unit for a processor, and applications thereof
US7594079B2 (en) 2006-09-29 2009-09-22 Mips Technologies, Inc. Data cache virtual hint way prediction, and applications thereof
US20080082793A1 (en) * 2006-09-29 2008-04-03 Mips Technologies, Inc. Detection and prevention of write-after-write hazards, and applications thereof
US8078846B2 (en) 2006-09-29 2011-12-13 Mips Technologies, Inc. Conditional move instruction formed into one decoded instruction to be graduated and another decoded instruction to be invalidated
US7996632B1 (en) * 2006-12-22 2011-08-09 Oracle America, Inc. Device for misaligned atomics for a highly-threaded x86 processor
US7769958B2 (en) * 2007-06-22 2010-08-03 Mips Technologies, Inc. Avoiding livelock using intervention messages in multiple core processors
US7769957B2 (en) * 2007-06-22 2010-08-03 Mips Technologies, Inc. Preventing writeback race in multiple core processors
US7953932B2 (en) * 2008-02-13 2011-05-31 International Business Machines Corporation System and method for avoiding deadlocks when performing storage updates in a multi-processor environment
US8672411B2 (en) * 2010-03-22 2014-03-18 Faurecia Automotive Seating, Llc Vehicle seat cushion with integrated ventilation
CN103473095A (zh) * 2013-09-10 2013-12-25 江苏中科梦兰电子科技有限公司 Cpu二级缓存的加速初始化方法
JP6093322B2 (ja) * 2014-03-18 2017-03-08 株式会社東芝 キャッシュメモリおよびプロセッサシステム
GB2551529B (en) 2016-06-21 2018-09-12 Advanced Risc Mach Ltd Switching between private cache and shared memory to handle atomic operations

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5058006A (en) * 1988-06-27 1991-10-15 Digital Equipment Corporation Method and apparatus for filtering invalidate requests
JPH02253356A (ja) * 1989-03-28 1990-10-12 Toshiba Corp 階層キャッシュメモリ装置とその制御方式
US5287484A (en) * 1989-06-21 1994-02-15 Hitachi, Ltd. Multi-processor system for invalidating hierarchical cache
JPH077358B2 (ja) * 1989-09-18 1995-01-30 工業技術院長 階層キャッシュメモリ装置
DE69029995T2 (de) * 1989-11-09 1997-08-21 Ibm Multiprozessor mit relativ atomaren Befehlen
US5136700A (en) * 1989-12-22 1992-08-04 Digital Equipment Corporation Apparatus and method for reducing interference in two-level cache memories
US5490261A (en) * 1991-04-03 1996-02-06 International Business Machines Corporation Interlock for controlling processor ownership of pipelined data for a store in cache
US5406504A (en) * 1993-06-30 1995-04-11 Digital Equipment Multiprocessor cache examiner and coherency checker

Also Published As

Publication number Publication date
EP0684561A4 (de) 1999-11-17
SG75776A1 (en) 2000-10-24
EP0684561A1 (de) 1995-11-29
EP0684561B1 (de) 2006-05-10
TW367441B (en) 1999-08-21
WO1995016959A1 (fr) 1995-06-22
US5632025A (en) 1997-05-20
US5572704A (en) 1996-11-05
KR0182344B1 (ko) 1999-05-15
JP2631037B2 (ja) 1997-07-16
DE69434728T2 (de) 2007-04-26
KR960701403A (ko) 1996-02-24
HK1018166A1 (en) 1999-12-10
CN1117767A (zh) 1996-02-28
CN1054223C (zh) 2000-07-05

Similar Documents

Publication Publication Date Title
DE69434728D1 (de) Synchronisationssystem und verfahren in einem datencachesystem mit aufgeteiltem pegel
DE69326491D1 (de) Datenprozessor mit einem Cachespeicher und Verfahren
DE69527926D1 (de) Ein mit Rechner durchgeführtes Verfahren und System zur Informationswiederauffindung
DE69428759D1 (de) Navigationssystem und -verfahren mit mehreren verfahrensarten
DE69032781D1 (de) System und Verfahren zur Optimierung von Cachespeicherung in einem auf Plattenspeicher basierendem Rechnersystem
DE69228229D1 (de) Verfahren und System für effiziente Nachrichtenverteilung mit einem Datenverarbeitungssystem
DE68918837D1 (de) Verfahren zur unterbrechungsfreien Rückgewinnungsversorgung in einem Übertragungssystem.
DE69203454D1 (de) Verfahren und system zur daten-überprüfung in einem verteilten daten-übertragungssystem.
DE69329554D1 (de) Verfahren zur identifizierung von objekten mit daten-verarbeitungstechnik
DE69424944D1 (de) Datenreduktion in einem system zur analysierung von geometrischen datenbanken
DE69221776D1 (de) Optisches Datenspeichersystem und -verfahren mit Mehrfachdatenoberfläche
DE69525261D1 (de) System und verfahren zur erzeugung von video- und synchronisationsdaten in einem rechnersystem
DE69431640D1 (de) Ein Verfahren und System zur Informationswiederauffindung
DE69530138D1 (de) System und Verfahren zur Cursorsteuerung in einem Rechner
DE69428082D1 (de) Verfahren zur Detektion finanzieller Beträge in binären Bildern
DE69219281D1 (de) Verfahren und Vorrichtung mit Datenikonen
DE69428412D1 (de) Verfahren und System zur Benutzung von Datenspeicherbogen
DE69120982D1 (de) Datenspeicher mit Cache-Speicher und Verfahren dafür
FI950108A0 (fi) Menetelmä valitun informaation näyttämiseksi topografisesti solukkojäjjestelmässä
DE69732181D1 (de) Verfahren und gerät zum zwischenspeichern von systemverwaltungsinformationen mit anderen informationen
DE59408465D1 (de) Verfahren zur detektion von änderungen in bewegtbildern
DE69423251D1 (de) Verfahren und Vorrichtung zur Datensicherung
DE69421370D1 (de) Verfahren und Vorrichtung zur Datenspeicherung
DE68924719D1 (de) Vorrichtung und Verfahren zur Ausführung eines Unterprogramms in einem Datenverarbeitungssystem mit Blockumschaltung.
DE69701256D1 (de) Datenbanksystem mit einzelassoziationsstrukturen und verfahren zum suchen von daten in datenbanksystemen

Legal Events

Date Code Title Description
8381 Inventor (new situation)

Inventor name: BRATT, JOSEPH P., SAN JOSE, CA 95129, US

Inventor name: BRENNAN, JOHN, MOUNTAIN VIEW, CA 94040, US

Inventor name: HSU, PETER YAN-TEK, FREMONT, CA 94555, US

Inventor name: HUFFMAN, WILLIAM A., LOS GATOS, CA 95032, US

Inventor name: SCANLON, JOSEPH, SUNNYVALE, CA 94086, US

Inventor name: CIAVAGLIA, STEVE, WILLISTON, VT 05495, US

8364 No opposition during term of opposition