DE69230129D1 - Schreibüberlappung mit Verhinderung des Überschreibens - Google Patents

Schreibüberlappung mit Verhinderung des Überschreibens

Info

Publication number
DE69230129D1
DE69230129D1 DE69230129T DE69230129T DE69230129D1 DE 69230129 D1 DE69230129 D1 DE 69230129D1 DE 69230129 T DE69230129 T DE 69230129T DE 69230129 T DE69230129 T DE 69230129T DE 69230129 D1 DE69230129 D1 DE 69230129D1
Authority
DE
Germany
Prior art keywords
overwrite prevention
write overlap
write
overlap
overwrite
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69230129T
Other languages
English (en)
Other versions
DE69230129T2 (de
Inventor
Gilman Chesley
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of DE69230129D1 publication Critical patent/DE69230129D1/de
Application granted granted Critical
Publication of DE69230129T2 publication Critical patent/DE69230129T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/16—Protection against loss of memory contents
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3834—Maintaining memory consistency

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System (AREA)
DE69230129T 1991-12-18 1992-11-18 Schreibüberlappung mit Verhinderung des Überschreibens Expired - Fee Related DE69230129T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US80966791A 1991-12-18 1991-12-18

Publications (2)

Publication Number Publication Date
DE69230129D1 true DE69230129D1 (de) 1999-11-18
DE69230129T2 DE69230129T2 (de) 2000-06-15

Family

ID=25201927

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69230129T Expired - Fee Related DE69230129T2 (de) 1991-12-18 1992-11-18 Schreibüberlappung mit Verhinderung des Überschreibens

Country Status (5)

Country Link
US (1) US5687183A (de)
EP (1) EP0547769B1 (de)
JP (1) JP3463816B2 (de)
KR (1) KR100274326B1 (de)
DE (1) DE69230129T2 (de)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6470405B2 (en) * 1995-10-19 2002-10-22 Rambus Inc. Protocol for communication with dynamic memory
KR100222787B1 (ko) * 1996-09-02 1999-10-01 윤종용 전화기에서 전화번호 선택 등록방법
US6272600B1 (en) * 1996-11-15 2001-08-07 Hyundai Electronics America Memory request reordering in a data processing system
US6266379B1 (en) 1997-06-20 2001-07-24 Massachusetts Institute Of Technology Digital transmitter with equalization
AU9798798A (en) 1997-10-10 1999-05-03 Rambus Incorporated Power control system for synchronous memory device
US6154821A (en) 1998-03-10 2000-11-28 Rambus Inc. Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domain
US6223299B1 (en) * 1998-05-04 2001-04-24 International Business Machines Corporation Enhanced error handling for I/O load/store operations to a PCI device via bad parity or zero byte enables
AUPP702498A0 (en) * 1998-11-09 1998-12-03 Silverbrook Research Pty Ltd Image creation method and apparatus (ART77)
US9384818B2 (en) 2005-04-21 2016-07-05 Violin Memory Memory power management
US8452929B2 (en) 2005-04-21 2013-05-28 Violin Memory Inc. Method and system for storage of data in non-volatile media
US8200887B2 (en) 2007-03-29 2012-06-12 Violin Memory, Inc. Memory management system and method
US9286198B2 (en) 2005-04-21 2016-03-15 Violin Memory Method and system for storage of data in non-volatile media
US7742506B2 (en) * 2005-05-27 2010-06-22 Agere Systems Inc. Controlling timeslot delay in a digital communication system
US9459960B2 (en) * 2005-06-03 2016-10-04 Rambus Inc. Controller device for use with electrically erasable programmable memory chip with error detection and retry modes of operation
US7831882B2 (en) 2005-06-03 2010-11-09 Rambus Inc. Memory system with error detection and retry modes of operation
US7562285B2 (en) 2006-01-11 2009-07-14 Rambus Inc. Unidirectional error code transfer for a bidirectional data link
US20070271495A1 (en) * 2006-05-18 2007-11-22 Ian Shaeffer System to detect and identify errors in control information, read data and/or write data
US8352805B2 (en) 2006-05-18 2013-01-08 Rambus Inc. Memory error detection
US20080006158A1 (en) * 2006-07-05 2008-01-10 Oreck Holdings, Llc Air cleaner and air cleaner diagnostic process
US8028186B2 (en) 2006-10-23 2011-09-27 Violin Memory, Inc. Skew management in an interconnection system
JP4864762B2 (ja) * 2007-02-19 2012-02-01 株式会社東芝 半導体記憶装置
US9632870B2 (en) 2007-03-29 2017-04-25 Violin Memory, Inc. Memory system with multiple striping of raid groups and method for performing the same
US11010076B2 (en) 2007-03-29 2021-05-18 Violin Systems Llc Memory system with multiple striping of raid groups and method for performing the same
US8190972B2 (en) * 2008-09-15 2012-05-29 Lsi Corporation Error checking and correction overlap ranges
US20100325351A1 (en) * 2009-06-12 2010-12-23 Bennett Jon C R Memory system having persistent garbage collection
JP4746699B1 (ja) * 2010-01-29 2011-08-10 株式会社東芝 半導体記憶装置及びその制御方法
US9116625B2 (en) 2012-05-11 2015-08-25 Micron Technology, Inc. Write command overlap detection
WO2015026826A1 (en) 2013-08-21 2015-02-26 Everspin Technologies, Inc. Non-destructive write/read leveling
US10474390B1 (en) * 2017-05-04 2019-11-12 Xilinx, Inc. Systems and method for buffering data using a delayed write data signal and a memory receiving write addresses in a first order and read addresses in a second order
CN111819547A (zh) 2018-03-26 2020-10-23 拉姆伯斯公司 命令/地址通道错误检测

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4604750A (en) * 1983-11-07 1986-08-05 Digital Equipment Corporation Pipeline error correction
BR8503913A (pt) * 1984-08-18 1986-05-27 Fujitsu Ltd Sistema e processo de recuperacao de erros em um processador de dados do tipo de canalizacao tendo um dispositivo de memoria de controle e processo de recuperacao de erros em um processador de dados do tipo de canalizacao
US5101478A (en) * 1985-06-28 1992-03-31 Wang Laboratories, Inc. I/O structure for information processing system
US4789925A (en) * 1985-07-31 1988-12-06 Unisys Corporation Vector data logical usage conflict detection
US5121479A (en) * 1988-01-27 1992-06-09 Storage Technology Corporation Early start mode data transfer apparatus
US5019965A (en) * 1989-02-03 1991-05-28 Digital Equipment Corporation Method and apparatus for increasing the data storage rate of a computer system having a predefined data path width
US5125083A (en) * 1989-02-03 1992-06-23 Digital Equipment Corporation Method and apparatus for resolving a variable number of potential memory access conflicts in a pipelined computer system
US5218711A (en) * 1989-05-15 1993-06-08 Mitsubishi Denki Kabushiki Kaisha Microprocessor having program counter registers for its coprocessors
US5220312A (en) * 1989-09-29 1993-06-15 International Business Machines Corporation Pixel protection mechanism for mixed graphics/video display adaptors
US5197144A (en) * 1990-02-26 1993-03-23 Motorola, Inc. Data processor for reloading deferred pushes in a copy-back data cache
US5155843A (en) * 1990-06-29 1992-10-13 Digital Equipment Corporation Error transition mode for multi-processor system

Also Published As

Publication number Publication date
JP3463816B2 (ja) 2003-11-05
KR100274326B1 (ko) 2000-12-15
US5687183A (en) 1997-11-11
EP0547769B1 (de) 1999-10-13
DE69230129T2 (de) 2000-06-15
EP0547769A1 (de) 1993-06-23
JPH06103153A (ja) 1994-04-15
KR930014042A (ko) 1993-07-22

Similar Documents

Publication Publication Date Title
DE69230129D1 (de) Schreibüberlappung mit Verhinderung des Überschreibens
ATA179792A (de) Verschluss
NO920388L (no) Tilbakeslagsventil
DE69228644D1 (de) Hologramm
DE69208132D1 (de) Cache-Speichersteuerungsanordnung
DE69233335D1 (de) Geschlossenes Informationssystem mit Kopierschutz
FI925526A (fi) Kontrastmedel foer ultraljudsavbildning
DE69230961D1 (de) DMA-Steuerung
DE69217158D1 (de) Rohrleitungsverschluss
DE69227760D1 (de) Ventilvorrichtung
DE69229917D1 (de) Aufzeichnungsfluid
DE69211438D1 (de) Magnetoresistant-Effekt Element
DE69209522D1 (de) Tracheostomventile
DE69316438D1 (de) Magnetoresistives Element
BR9201281A (pt) Fechamento
DE69207448D1 (de) Ausfallsicherer Solenoid
DE69411617D1 (de) Element mit magnetoresistivem Effekt
DK0505600T3 (da) Ventilindretning
FI925354A (fi) Slam av vattenloesliga polymerer
ATA133091A (de) Einschraubventil
NO173200C (no) Stengeventil
DE59202528D1 (de) Verschlusselement.
ATA89891A (de) Absperreinrichtung
ITMI920274A1 (it) Valvola
ATA108191A (de) Patronenventil

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee