DE69127841D1 - Verbundenes Plättchen und dessen Herstellungsverfahren - Google Patents

Verbundenes Plättchen und dessen Herstellungsverfahren

Info

Publication number
DE69127841D1
DE69127841D1 DE69127841T DE69127841T DE69127841D1 DE 69127841 D1 DE69127841 D1 DE 69127841D1 DE 69127841 T DE69127841 T DE 69127841T DE 69127841 T DE69127841 T DE 69127841T DE 69127841 D1 DE69127841 D1 DE 69127841D1
Authority
DE
Germany
Prior art keywords
manufacturing process
connected plate
plate
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69127841T
Other languages
English (en)
Other versions
DE69127841T2 (de
Inventor
Tatsuo Ito
Takao Abe
Tokio Takei
Susumu Nakamura
Hiroko Ota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Handotai Co Ltd
Original Assignee
Shin Etsu Handotai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Handotai Co Ltd filed Critical Shin Etsu Handotai Co Ltd
Application granted granted Critical
Publication of DE69127841D1 publication Critical patent/DE69127841D1/de
Publication of DE69127841T2 publication Critical patent/DE69127841T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
    • H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/012—Bonding, e.g. electrostatic for strain gauges
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/135—Removal of substrate
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/978—Semiconductor device manufacturing: process forming tapered edges on substrate or adjacent layers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/21—Circular sheet or circular blank
    • Y10T428/219—Edge structure

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Element Separation (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Weting (AREA)
DE69127841T 1990-02-28 1991-02-28 Verbundenes Plättchen und dessen Herstellungsverfahren Expired - Fee Related DE69127841T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2045777A JPH0719737B2 (ja) 1990-02-28 1990-02-28 Ｓ０１基板の製造方法

Publications (2)

Publication Number Publication Date
DE69127841D1 true DE69127841D1 (de) 1997-11-13
DE69127841T2 DE69127841T2 (de) 1998-03-26

Family

ID=12728725

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69127841T Expired - Fee Related DE69127841T2 (de) 1990-02-28 1991-02-28 Verbundenes Plättchen und dessen Herstellungsverfahren

Country Status (4)

Country Link
US (1) US5340435A (de)
EP (1) EP0444942B1 (de)
JP (1) JPH0719737B2 (de)
DE (1) DE69127841T2 (de)

Families Citing this family (60)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0799295A (ja) * 1993-06-07 1995-04-11 Canon Inc 半導体基体の作成方法及び半導体基体
JP2980497B2 (ja) * 1993-11-15 1999-11-22 株式会社東芝 誘電体分離型バイポーラトランジスタの製造方法
US5668045A (en) * 1994-11-30 1997-09-16 Sibond, L.L.C. Process for stripping outer edge of BESOI wafers
US6113721A (en) * 1995-01-03 2000-09-05 Motorola, Inc. Method of bonding a semiconductor wafer
US5876819A (en) * 1995-02-17 1999-03-02 Mitsubishi Denki Kabushiki Kaisha Crystal orientation detectable semiconductor substrate, and methods of manufacturing and using the same
US6484585B1 (en) 1995-02-28 2002-11-26 Rosemount Inc. Pressure sensor for a pressure transmitter
US5494849A (en) * 1995-03-23 1996-02-27 Si Bond L.L.C. Single-etch stop process for the manufacture of silicon-on-insulator substrates
US5937312A (en) * 1995-03-23 1999-08-10 Sibond L.L.C. Single-etch stop process for the manufacture of silicon-on-insulator wafers
WO1997027621A1 (en) * 1996-01-26 1997-07-31 Sibond, L.L.C. Selective-etch edge trimming process for manufacturing semiconductor-on-insulator wafers
US6383849B1 (en) * 1996-06-29 2002-05-07 Hyundai Electronics Industries Co., Ltd. Semiconductor device and method for fabricating the same
US6090688A (en) * 1996-11-15 2000-07-18 Komatsu Electronic Metals Co., Ltd. Method for fabricating an SOI substrate
JP3352896B2 (ja) * 1997-01-17 2002-12-03 信越半導体株式会社 貼り合わせ基板の作製方法
JPH10223497A (ja) * 1997-01-31 1998-08-21 Shin Etsu Handotai Co Ltd 貼り合わせ基板の作製方法
JP3352902B2 (ja) * 1997-02-21 2002-12-03 信越半導体株式会社 貼り合わせ基板の作製方法
US5976959A (en) * 1997-05-01 1999-11-02 Industrial Technology Research Institute Method for forming large area or selective area SOI
JPH11204452A (ja) 1998-01-13 1999-07-30 Mitsubishi Electric Corp 半導体基板の処理方法および半導体基板
SG78332A1 (en) * 1998-02-04 2001-02-20 Canon Kk Semiconductor substrate and method of manufacturing the same
JP3635200B2 (ja) * 1998-06-04 2005-04-06 信越半導体株式会社 Ｓｏｉウェーハの製造方法
US6090643A (en) 1998-08-17 2000-07-18 Teccor Electronics, L.P. Semiconductor chip-substrate attachment structure
US6245677B1 (en) * 1999-07-28 2001-06-12 Noor Haq Backside chemical etching and polishing
DE60029578T2 (de) * 1999-10-14 2007-07-26 Shin-Etsu Handotai Co., Ltd. Verbundscheiben-herstellungsmethode
US6561038B2 (en) 2000-01-06 2003-05-13 Rosemount Inc. Sensor with fluid isolation barrier
US6508129B1 (en) 2000-01-06 2003-01-21 Rosemount Inc. Pressure sensor capsule with improved isolation
US6505516B1 (en) 2000-01-06 2003-01-14 Rosemount Inc. Capacitive pressure sensing with moving dielectric
US6516671B2 (en) 2000-01-06 2003-02-11 Rosemount Inc. Grain growth of electrical interconnection for microelectromechanical systems (MEMS)
US6520020B1 (en) 2000-01-06 2003-02-18 Rosemount Inc. Method and apparatus for a direct bonded isolated pressure sensor
DE10029791C2 (de) * 2000-06-16 2002-04-18 Infineon Technologies Ag Verfahren zur Herstellung einer stabilen Verbindung zwischen zwei Wafern
DE10220647C1 (de) * 2002-05-08 2003-08-21 Infineon Technologies Ag Verfahren zur Formgebung eines Randbereiches eines Wafers
US20040126993A1 (en) * 2002-12-30 2004-07-01 Chan Kevin K. Low temperature fusion bonding with high surface energy using a wet chemical treatment
US6841848B2 (en) * 2003-06-06 2005-01-11 Analog Devices, Inc. Composite semiconductor wafer and a method for forming the composite semiconductor wafer
DE10326273B4 (de) * 2003-06-11 2008-06-12 Advanced Micro Devices, Inc., Sunnyvale Verfahren zur Reduzierung der Scheibenkontaminierung durch Entfernen von Metallisierungsunterlagenschichten am Scheibenrand
USRE47600E1 (en) 2003-11-10 2019-09-10 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming electrical interconnect with stress relief void
US20060216860A1 (en) 2005-03-25 2006-09-28 Stats Chippac, Ltd. Flip chip interconnection having narrow interconnection sites on the substrate
US8026128B2 (en) 2004-11-10 2011-09-27 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US8574959B2 (en) * 2003-11-10 2013-11-05 Stats Chippac, Ltd. Semiconductor device and method of forming bump-on-lead interconnection
US8129841B2 (en) 2006-12-14 2012-03-06 Stats Chippac, Ltd. Solder joint flip chip interconnection
US9029196B2 (en) 2003-11-10 2015-05-12 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US8216930B2 (en) 2006-12-14 2012-07-10 Stats Chippac, Ltd. Solder joint flip chip interconnection having relief structure
TWI378516B (en) 2003-11-10 2012-12-01 Chippac Inc Bump-on-lead flip chip interconnection
US20050161808A1 (en) * 2004-01-22 2005-07-28 Anderson Douglas G. Wafer, intermediate wafer assembly and associated method for fabricating a silicon on insulator wafer having an improved edge profile
FR2880184B1 (fr) * 2004-12-28 2007-03-30 Commissariat Energie Atomique Procede de detourage d'une structure obtenue par assemblage de deux plaques
WO2006092886A1 (ja) * 2005-02-28 2006-09-08 Shin-Etsu Handotai Co., Ltd. 貼り合わせウエーハの製造方法及び貼り合わせウエーハ
US8841779B2 (en) 2005-03-25 2014-09-23 Stats Chippac, Ltd. Semiconductor device and method of forming high routing density BOL BONL and BONP interconnect sites on substrate
JP5028845B2 (ja) 2006-04-14 2012-09-19 株式会社Ｓｕｍｃｏ 貼り合わせウェーハ及びその製造方法
JP5016321B2 (ja) * 2007-02-22 2012-09-05 東京応化工業株式会社 サポートプレートの処理方法
DE102007011513B3 (de) * 2007-03-09 2008-10-23 Peter Wolters Gmbh Verfahren zum Profilieren des Umfangsrands einer Halbleiterscheibe
JP5245380B2 (ja) * 2007-06-21 2013-07-24 信越半導体株式会社 Ｓｏｉウェーハの製造方法
FR2935536B1 (fr) 2008-09-02 2010-09-24 Soitec Silicon On Insulator Procede de detourage progressif
FR2950734B1 (fr) * 2009-09-28 2011-12-09 Soitec Silicon On Insulator Procede de collage et de transfert d'une couche
FR2954585B1 (fr) * 2009-12-23 2012-03-02 Soitec Silicon Insulator Technologies Procede de realisation d'une heterostructure avec minimisation de contrainte
FR2957189B1 (fr) 2010-03-02 2012-04-27 Soitec Silicon On Insulator Procede de realisation d'une structure multicouche avec detourage post meulage.
FR2961630B1 (fr) 2010-06-22 2013-03-29 Soitec Silicon On Insulator Technologies Appareil de fabrication de dispositifs semi-conducteurs
US8310031B2 (en) * 2010-07-30 2012-11-13 Memc Electronic Materials, Inc. Semiconductor and solar wafers
US8338266B2 (en) 2010-08-11 2012-12-25 Soitec Method for molecular adhesion bonding at low pressure
FR2964193A1 (fr) 2010-08-24 2012-03-02 Soitec Silicon On Insulator Procede de mesure d'une energie d'adhesion, et substrats associes
US20120129318A1 (en) * 2010-11-24 2012-05-24 Semiconductor Energy Laboratory Co., Ltd. Atmospheric pressure plasma etching apparatus and method for manufacturing soi substrate
JP5285793B2 (ja) * 2012-05-10 2013-09-11 東京応化工業株式会社 サポートプレートの処理方法
US20140127857A1 (en) * 2012-11-07 2014-05-08 Taiwan Semiconductor Manufacturing Company, Ltd. Carrier Wafers, Methods of Manufacture Thereof, and Packaging Methods
US10304723B1 (en) * 2017-11-22 2019-05-28 Taiwan Semiconductor Manufacturing Co., Ltd. Process to form SOI substrate
CN115863144A (zh) * 2022-11-04 2023-03-28 湖北三维半导体集成创新中心有限责任公司 晶圆的处理方法

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58103144A (ja) * 1981-12-15 1983-06-20 Matsushita Electronics Corp 半導体装置
JPS6051700A (ja) * 1983-08-31 1985-03-23 Toshiba Corp シリコン結晶体の接合方法
US4649627A (en) * 1984-06-28 1987-03-17 International Business Machines Corporation Method of fabricating silicon-on-insulator transistors with a shared element
JPS6173345A (ja) * 1984-09-19 1986-04-15 Toshiba Corp 半導体装置
JPS62154614A (ja) * 1985-12-27 1987-07-09 Toshiba Corp 接合型半導体基板の製造方法
JPS62232930A (ja) * 1986-04-02 1987-10-13 Nec Corp 半導体ウエ−ハの浸漬方法
JPS63175484A (ja) * 1987-01-14 1988-07-19 Yokogawa Electric Corp フオトダイオ−ドの製造方法
JPS63307200A (ja) * 1987-06-08 1988-12-14 Shin Etsu Chem Co Ltd 単結晶ウエ−ハの製造方法
JP2535957B2 (ja) * 1987-09-29 1996-09-18 ソニー株式会社 半導体基板
JP2685819B2 (ja) * 1988-03-31 1997-12-03 株式会社東芝 誘電体分離半導体基板とその製造方法
NL8800953A (nl) * 1988-04-13 1989-11-01 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderlichaam.
JPH01313923A (ja) * 1988-06-13 1989-12-19 Sumitomo Metal Mining Co Ltd 半導体基板接着の前処理方法
JPH029148A (ja) * 1988-06-28 1990-01-12 Shin Etsu Handotai Co Ltd 集積回路用基板の製造方法
US4939101A (en) * 1988-09-06 1990-07-03 General Electric Company Method of making direct bonded wafers having a void free interface
JP2645478B2 (ja) * 1988-10-07 1997-08-25 富士通株式会社 半導体装置の製造方法
US4897366A (en) * 1989-01-18 1990-01-30 Harris Corporation Method of making silicon-on-insulator islands
JPH0636414B2 (ja) * 1989-08-17 1994-05-11 信越半導体株式会社 半導体素子形成用基板の製造方法
US5022745A (en) * 1989-09-07 1991-06-11 Massachusetts Institute Of Technology Electrostatically deformable single crystal dielectrically coated mirror
JPH0636413B2 (ja) * 1990-03-29 1994-05-11 信越半導体株式会社 半導体素子形成用基板の製造方法

Also Published As

Publication number Publication date
DE69127841T2 (de) 1998-03-26
EP0444942A1 (de) 1991-09-04
JPH0719737B2 (ja) 1995-03-06
JPH03250616A (ja) 1991-11-08
EP0444942B1 (de) 1997-10-08
US5340435A (en) 1994-08-23

Similar Documents

Publication Publication Date Title
DE69127841D1 (de) Verbundenes Plättchen und dessen Herstellungsverfahren
DE69127428D1 (de) Vliesstoff und sein Herstellungsverfahren
DE69429493D1 (de) Verbinder und dessen Herstellungsverfahren
KR950701061A (ko) 방탄제품 및 이의 제조방법(Ballistic-resistane articlt and process for making the same)
DE69322807D1 (de) Zahnprothese und Herstellungsverfahren
KR100194543B1 (ko) 복합재 및 이의 제조 방법
DE69117656D1 (de) Therapiehandschuh und Herstellungsverfahren
DE69228855D1 (de) Kondensator und Herstellungsverfahren
DE69110729D1 (de) Aluminiumpigment und dessen Herstellungsverfahren.
DE68919172D1 (de) MOSFET und dessen Herstellungsverfahren.
DE69132792D1 (de) Organisches Bauelement und dessen Herstellungsverfahren
DE68928006D1 (de) Festelektrolytkondensator und dessen Herstellungsverfahren
DE69213069D1 (de) Matter Film und dessen Herstellungsverfahren
TR25610A (tr) BILESIK POLIESTER BILESIK TABAKALAR üRETIMLERI VE KULLANIMLARI
DE69212427D1 (de) Integrierter elektro-optischer Modulator und dessen Herstellungsverfahren
DE68927586D1 (de) Cermet und dessen Herstellungsverfahren
NO914481D0 (no) Fremgangsmaate for fremstilling og anvendelse av substituerte azoler
DE3886128D1 (de) Dielektrisches Filter und dessen Herstellungsverfahren.
DE69325234D1 (de) Toner und dessen Herstellungsverfahren
DE69015687D1 (de) Heterostrukturbauelement und dessen Herstellungsverfahren.
DE69518172D1 (de) Feinstruktur-Herstellungsverfahren
DE69114435D1 (de) Supraleitendes Bauelement und dessen Herstellungsverfahren.
BR8905014A (pt) Artigo de manufatura aperfeicoado
DE69109675D1 (de) Geflechte und dessen herstellungsverfahren.
FI925672A0 (fi) Ram av en baeddkaerl

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee