DE69107460D1 - Assoziativer speicher. - Google Patents

Assoziativer speicher.

Info

Publication number
DE69107460D1
DE69107460D1 DE1991607460 DE69107460A DE69107460D1 DE 69107460 D1 DE69107460 D1 DE 69107460D1 DE 1991607460 DE1991607460 DE 1991607460 DE 69107460 A DE69107460 A DE 69107460A DE 69107460 D1 DE69107460 D1 DE 69107460D1
Authority
DE
Grant status
Grant
Patent type
Prior art keywords
device
storage
programs
reduction
program
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE1991607460
Other languages
English (en)
Other versions
DE69107460T2 (de )
Inventor
Lars Gunnar Carlstedt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Carlstedt Elektronik AB
Original Assignee
Carlstedt Elektronik AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction
    • G11C11/417Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing, power reduction for memory cells of the field-effect type
    • G11C11/419Read-write [R-W] circuits
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system, floating-point numbers
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00Arrangements for software engineering
    • G06F8/30Creation or generation of source code
    • G06F8/31Programming languages or programming paradigms
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00Arrangements for software engineering
    • G06F8/30Creation or generation of source code
    • G06F8/31Programming languages or programming paradigms
    • G06F8/311Functional or applicative languages; Rewrite languages
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001Arithmetic instructions
    • G06F9/30014Arithmetic instructions with variable precision
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C15/00Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
DE1991607460 1990-08-02 1991-08-01 Assoziativer speicher. Expired - Fee Related DE69107460D1 (de)

Priority Applications (2)

Application Number Priority Date Filing Date Title
SE9002558 1990-08-02
PCT/SE1991/000513 WO1992002932A1 (en) 1990-08-02 1991-08-01 Associative memory

Publications (1)

Publication Number Publication Date
DE69107460D1 true DE69107460D1 (de) 1995-03-23

Family

ID=20380081

Family Applications (9)

Application Number Title Priority Date Filing Date
DE1991607460 Expired - Fee Related DE69107460D1 (de) 1990-08-02 1991-08-01 Assoziativer speicher.
DE1991601640 Expired - Lifetime DE69101640T2 (de) 1990-08-02 1991-08-01 Binäre speicherzelle.
DE1991601242 Expired - Fee Related DE69101242D1 (de) 1990-08-02 1991-08-01 Reduzierungsprozessor.
DE1991601640 Expired - Fee Related DE69101640D1 (de) 1990-08-02 1991-08-01 Binäre speicherzelle.
DE1991607460 Expired - Lifetime DE69107460T2 (de) 1990-08-02 1991-08-01 Assoziativer speicher.
DE1991601242 Expired - Lifetime DE69101242T2 (de) 1990-08-02 1991-08-01 Reduzierungsprozessor.
DE1991606369 Expired - Lifetime DE69106369D1 (de) 1990-08-02 1991-08-01 Verfahren um arithmetische, logische und zusammenhängende operationen durchzuführen und numerisch arithmetische einheit.
DE1991602065 Expired - Fee Related DE69102065D1 (de) 1990-08-02 1991-08-01 Eine arithmetische einheit für strukturarithmetik.
DE1991602065 Expired - Lifetime DE69102065T2 (de) 1990-08-02 1991-08-01 Eine arithmetische einheit für strukturarithmetik.

Family Applications After (8)

Application Number Title Priority Date Filing Date
DE1991601640 Expired - Lifetime DE69101640T2 (de) 1990-08-02 1991-08-01 Binäre speicherzelle.
DE1991601242 Expired - Fee Related DE69101242D1 (de) 1990-08-02 1991-08-01 Reduzierungsprozessor.
DE1991601640 Expired - Fee Related DE69101640D1 (de) 1990-08-02 1991-08-01 Binäre speicherzelle.
DE1991607460 Expired - Lifetime DE69107460T2 (de) 1990-08-02 1991-08-01 Assoziativer speicher.
DE1991601242 Expired - Lifetime DE69101242T2 (de) 1990-08-02 1991-08-01 Reduzierungsprozessor.
DE1991606369 Expired - Lifetime DE69106369D1 (de) 1990-08-02 1991-08-01 Verfahren um arithmetische, logische und zusammenhängende operationen durchzuführen und numerisch arithmetische einheit.
DE1991602065 Expired - Fee Related DE69102065D1 (de) 1990-08-02 1991-08-01 Eine arithmetische einheit für strukturarithmetik.
DE1991602065 Expired - Lifetime DE69102065T2 (de) 1990-08-02 1991-08-01 Eine arithmetische einheit für strukturarithmetik.

Country Status (9)

Country Link
US (6) US5379387A (de)
EP (6) EP0541684B1 (de)
JP (6) JPH05508725A (de)
CN (6) CN1059413A (de)
CA (6) CA2087022A1 (de)
DE (9) DE69107460D1 (de)
ES (3) ES2050545T3 (de)
FI (3) FI930433A (de)
WO (6) WO1992002876A1 (de)

Families Citing this family (98)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1993024888A1 (en) * 1992-05-22 1993-12-09 Massachusetts Institute Of Technology Response resolver for associative memories and parallel processors
DK0687500T3 (da) 1994-06-16 2000-06-05 Enichem Spa Katalytisk sammensætning og fremgangsmåde til alkylering eller transalkylering af aromatiske forbindelser
US5619711A (en) * 1994-06-29 1997-04-08 Motorola, Inc. Method and data processing system for arbitrary precision on numbers
GB2293468B (en) * 1994-09-21 1999-09-29 Sony Uk Ltd Data processing systems
JP3037089B2 (ja) * 1994-12-14 2000-04-24 川崎製鉄株式会社 連想メモリ
FR2736737B1 (fr) * 1995-07-12 1997-08-14 Alcatel Nv Dispositif de gestion de relations entre des objets
US5943242A (en) * 1995-11-17 1999-08-24 Pact Gmbh Dynamically reconfigurable data processing system
US6750107B1 (en) 1996-01-31 2004-06-15 Micron Technology, Inc. Method and apparatus for isolating a SRAM cell
US6103579A (en) * 1996-01-31 2000-08-15 Micron Technology, Inc. Method of isolating a SRAM cell
US5964825A (en) * 1996-02-09 1999-10-12 Texas Instruments Incorporated Manipulation of boolean values and conditional operation in a microprocessor
US5706224A (en) * 1996-10-10 1998-01-06 Quality Semiconductor, Inc. Content addressable memory and random access memory partition circuit
DE19651075A1 (de) 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen
US6338106B1 (en) 1996-12-20 2002-01-08 Pact Gmbh I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures
DE19654593A1 (de) * 1996-12-20 1998-07-02 Pact Inf Tech Gmbh Umkonfigurierungs-Verfahren für programmierbare Bausteine zur Laufzeit
DE19654595A1 (de) * 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen
EP1329816B1 (de) 1996-12-27 2011-06-22 Richter, Thomas Verfahren zum selbständigen dynamischen Umladen von Datenflussprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o.dgl.)
DE19654846A1 (de) 1996-12-27 1998-07-09 Pact Inf Tech Gmbh Verfahren zum selbständigen dynamischen Umladen von Datenflußprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o. dgl.)
US6374346B1 (en) 1997-01-24 2002-04-16 Texas Instruments Incorporated Processor with conditional execution of every instruction
DE19704044A1 (de) * 1997-02-04 1998-08-13 Pact Inf Tech Gmbh Verfahren zur automatischen Adressgenerierung von Bausteinen innerhalb Clustern aus einer Vielzahl dieser Bausteine
DE19704728A1 (de) 1997-02-08 1998-08-13 Pact Inf Tech Gmbh Verfahren zur Selbstsynchronisation von konfigurierbaren Elementen eines programmierbaren Bausteines
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
DE19704742A1 (de) 1997-02-11 1998-09-24 Pact Inf Tech Gmbh Internes Bussystem für DFPs, sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen, zur Bewältigung großer Datenmengen mit hohem Vernetzungsaufwand
WO1998047077A1 (de) * 1997-04-15 1998-10-22 Gmd - Forschungszentrum Informationstechnik Gmbh Frei programmierbares, universelles parallel-rechnersystem zur durchführung von allgemeinen berechnungen
US5943492A (en) * 1997-12-05 1999-08-24 Digital Equipment Corporation Apparatus and method for generating external interface signals in a microprocessor
DE19861088A1 (de) 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Verfahren zur Reparatur von integrierten Schaltkreisen
DE19807872A1 (de) 1998-02-25 1999-08-26 Pact Inf Tech Gmbh Verfahren zur Verwaltung von Konfigurationsdaten in Datenflußprozessoren sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstruktur (FPGAs, DPGAs, o. dgl.
US6990555B2 (en) * 2001-01-09 2006-01-24 Pact Xpp Technologies Ag Method of hierarchical caching of configuration data having dataflow processors and modules having two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)
US6236585B1 (en) * 1998-05-13 2001-05-22 Texas Instruments Incorporated Dynamic, data-precharged, variable-entry-length, content addressable memory circuit architecture with multiple transistor threshold voltage extensions
CN1378665A (zh) * 1999-06-10 2002-11-06 Pact信息技术有限公司 编程概念
US6097651A (en) * 1999-06-30 2000-08-01 Quicklogic Corporation Precharge circuitry in RAM circuit
DE60031136D1 (de) * 1999-07-21 2006-11-16 Ericsson Telefon Ab L M Prozessorarchitectur
US6944709B2 (en) * 1999-09-23 2005-09-13 Netlogic Microsystems, Inc. Content addressable memory with block-programmable mask write mode, word width and priority
US6934795B2 (en) * 1999-09-23 2005-08-23 Netlogic Microsystems, Inc. Content addressable memory with programmable word width and programmable priority
EP1107107A1 (de) * 1999-12-10 2001-06-13 Philips Electronics N.V. Parallele Datenverarbeitung und Mischung
US6625733B1 (en) * 2000-01-13 2003-09-23 Yutaka Yasukura Electronic information inquiry method
US6542391B2 (en) * 2000-06-08 2003-04-01 Netlogic Microsystems, Inc. Content addressable memory with configurable class-based storage partition
DE50115584D1 (de) 2000-06-13 2010-09-16 Krass Maren Pipeline ct-protokolle und -kommunikation
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US6246601B1 (en) * 2000-06-14 2001-06-12 Netlogic Microsystems, Inc. Method and apparatus for using an inter-row configurable content addressable memory
US6751701B1 (en) 2000-06-14 2004-06-15 Netlogic Microsystems, Inc. Method and apparatus for detecting a multiple match in an intra-row configurable CAM system
US6560670B1 (en) 2000-06-14 2003-05-06 Netlogic Microsystems, Inc. Inter-row configurability of content addressable memory
US6813680B1 (en) 2000-06-14 2004-11-02 Netlogic Microsystems, Inc. Method and apparatus for loading comparand data into a content addressable memory system
US6801981B1 (en) 2000-06-14 2004-10-05 Netlogic Microsystems, Inc. Intra-row configurability of content addressable memory
US6799243B1 (en) 2000-06-14 2004-09-28 Netlogic Microsystems, Inc. Method and apparatus for detecting a match in an intra-row configurable cam system
US6963882B1 (en) * 2000-10-02 2005-11-08 International Business Machines Corporation Method and apparatus for processing a list structure
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
US7657877B2 (en) 2001-06-20 2010-02-02 Pact Xpp Technologies Ag Method for processing data
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
GB2370380B (en) * 2000-12-19 2003-12-31 Picochip Designs Ltd Processor architecture
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US7996827B2 (en) 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US6925457B2 (en) * 2001-07-27 2005-08-02 Metatomix, Inc. Methods and apparatus for querying a relational data store using schema-less queries
US7890517B2 (en) * 2001-05-15 2011-02-15 Metatomix, Inc. Appliance for enterprise information integration and enterprise resource interoperability platform and methods
US8572059B2 (en) * 2001-05-15 2013-10-29 Colin P. Britton Surveillance, monitoring and real-time events platform
US7058637B2 (en) * 2001-05-15 2006-06-06 Metatomix, Inc. Methods and apparatus for enterprise application integration
US7302440B2 (en) * 2001-07-27 2007-11-27 Metatomix, Inc. Methods and apparatus for statistical data analysis and reduction for an enterprise application
US6856992B2 (en) * 2001-05-15 2005-02-15 Metatomix, Inc. Methods and apparatus for real-time business visibility using persistent schema-less data storage
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
WO2004021176A3 (de) 2002-08-07 2005-02-03 Pact Xpp Technologies Ag Verfahren und vorrichtung zur datenverarbeitung
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
EP1483682A2 (de) 2002-01-19 2004-12-08 PACT XPP Technologies AG Reconfigurierbarer prozessor
EP2043000B1 (de) 2002-02-18 2011-12-21 Richter, Thomas Bussysteme und Rekonfigurationsverfahren
US20030208499A1 (en) * 2002-05-03 2003-11-06 David Bigwood Methods and apparatus for visualizing relationships among triples of resource description framework (RDF) data sets
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
WO2004038599A1 (de) 2002-09-06 2004-05-06 Pact Xpp Technologies Ag Rekonfigurierbare sequenzerstruktur
WO2004034625A3 (en) * 2002-10-07 2005-05-26 Metatomix Inc Methods and apparatus for identifying related nodes in a directed graph having named arcs
US7017017B2 (en) * 2002-11-08 2006-03-21 Intel Corporation Memory controllers with interleaved mirrored memory modes
US7130229B2 (en) 2002-11-08 2006-10-31 Intel Corporation Interleaved mirrored memory systems
EP1676208A2 (de) 2003-08-28 2006-07-05 PACT XPP Technologies AG Datenverarbeitungseinrichtung und verfahren
DE102004013180A1 (de) * 2004-03-17 2005-10-06 Giesecke & Devrient Gmbh Speicherbereinigung (Garbage Collection) für Smart Cards
US7665063B1 (en) * 2004-05-26 2010-02-16 Pegasystems, Inc. Integration of declarative rule-based processing with procedural programming
US8335704B2 (en) * 2005-01-28 2012-12-18 Pegasystems Inc. Methods and apparatus for work management and routing
US7570503B1 (en) 2005-05-20 2009-08-04 Netlogic Microsystems, Inc. Ternary content addressable memory (TCAM) cells with low signal line numbers
US8250503B2 (en) 2006-01-18 2012-08-21 Martin Vorbach Hardware definition method including determining whether to implement a function as hardware or software
US8924335B1 (en) 2006-03-30 2014-12-30 Pegasystems Inc. Rule-based user interface conformance methods
US20090132232A1 (en) * 2006-03-30 2009-05-21 Pegasystems Inc. Methods and apparatus for implementing multilingual software applications
US7827451B2 (en) * 2006-05-24 2010-11-02 International Business Machines Corporation Method, system and program product for establishing decimal floating point operands for facilitating testing of decimal floating point instructions
US8250525B2 (en) 2007-03-02 2012-08-21 Pegasystems Inc. Proactive performance management for multi-user enterprise software systems
US7697444B2 (en) * 2007-09-07 2010-04-13 Fujitsu Limited Testing a circuit using a shared bandwidth test bus
GB2454865B (en) 2007-11-05 2012-06-13 Picochip Designs Ltd Power control
JP4529098B2 (ja) 2008-07-29 2010-08-25 ソニー株式会社 演算処理装置および方法、並びにプログラム
US20100094805A1 (en) * 2008-10-09 2010-04-15 Metatomix, Inc. User interface apparatus and methods
US8468492B1 (en) 2009-03-30 2013-06-18 Pegasystems, Inc. System and method for creation and modification of software applications
GB2470037B (en) 2009-05-07 2013-07-10 Picochip Designs Ltd Methods and devices for reducing interference in an uplink
GB2470771B (en) 2009-06-05 2012-07-18 Picochip Designs Ltd A method and device in a communication network
GB2470891B (en) 2009-06-05 2013-11-27 Picochip Designs Ltd A method and device in a communication network
US8666720B2 (en) * 2009-08-04 2014-03-04 Henry Chung-herng Chang Software extensions to a high level description language simulator to provide infrastructure for analog, mixed-signal, RF modeling and verification
GB2474071B (en) 2009-10-05 2013-08-07 Picochip Designs Ltd Femtocell base station
GB2482869B (en) 2010-08-16 2013-11-06 Picochip Designs Ltd Femtocell access control
US8880487B1 (en) 2011-02-18 2014-11-04 Pegasystems Inc. Systems and methods for distributed rules processing
GB2489919B (en) 2011-04-05 2018-02-14 Intel Corp Filter
GB2491098B (en) 2011-05-16 2015-05-20 Intel Corp Accessing a base station
US9195936B1 (en) 2011-12-30 2015-11-24 Pegasystems Inc. System and method for updating or modifying an application without manual coding
US20140129807A1 (en) * 2012-11-07 2014-05-08 Nvidia Corporation Approach for efficient arithmetic operations
US9519804B2 (en) * 2013-02-05 2016-12-13 Hackproof Technologies, Inc. Domain-specific hardwired symbolic machine that validates and maps a symbol

Family Cites Families (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL272844A (de) * 1960-12-22
US3253265A (en) * 1961-12-29 1966-05-24 Ibm Associative memory ordered retrieval
DE1921577B2 (de) * 1969-04-28 1972-04-06 Trommelartige vorrichtung zn buchungs- und schreibautomaten mit greifeinrichtung zum erfassen und einziehen von kontokarten o dgl
FR2091964B1 (de) * 1970-02-17 1974-03-22 Western Electric Co
US3610967A (en) * 1970-02-27 1971-10-05 Ibm Integrated memory cell circuit
US3634833A (en) * 1970-03-12 1972-01-11 Texas Instruments Inc Associative memory circuit
US4503511A (en) * 1971-08-31 1985-03-05 Texas Instruments Incorporated Computing system with multifunctional arithmetic logic unit in single integrated circuit
US3878513A (en) * 1972-02-08 1975-04-15 Burroughs Corp Data processing method and apparatus using occupancy indications to reserve storage space for a stack
US3953866A (en) * 1974-05-10 1976-04-27 Signetics Corporation Cross coupled semiconductor memory cell
DE2460150C2 (de) * 1974-12-19 1984-07-12 Ibm Deutschland Gmbh, 7000 Stuttgart, De
GB1540299A (en) * 1975-02-15 1979-02-07 Mathematik Datenverarbeitung G Computer employing reduction language
FR2337398B1 (de) * 1975-12-30 1980-05-30 Ibm France
DE3105503A1 (de) * 1981-02-14 1982-09-02 Bbc Brown Boveri & Cie Assoziativer zugriffsspeicher
DE3270597D1 (de) * 1981-06-30 1986-05-22 Fujitsu Ltd Data processing system
US4502118A (en) * 1981-07-07 1985-02-26 Burroughs Corporation Concurrent network of reduction processors for executing programs stored as treelike graphs employing variable-free applicative language codes
US4447875A (en) * 1981-07-07 1984-05-08 Burroughs Corporation Reduction processor for executing programs stored as treelike graphs employing variable-free applicative language codes
JPS58147889A (en) * 1982-02-26 1983-09-02 Mitsubishi Electric Corp Semiconductor device
US4709327A (en) * 1983-05-31 1987-11-24 Hillis W Daniel Parallel processor/memory circuit
DE3335423A1 (de) * 1983-09-29 1985-04-04 Siemens Ag Schaltung zur spannungsvervielfachung
US4615003A (en) * 1984-06-05 1986-09-30 Burroughs Corporation Condition concentrator and control store for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes
US4644464A (en) * 1984-06-05 1987-02-17 Burroughs Corporation Graph manager for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes
US4654780A (en) * 1984-06-05 1987-03-31 Burroughs Corporation Parallel register transfer mechanism for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes
US4785393A (en) * 1984-07-09 1988-11-15 Advanced Micro Devices, Inc. 32-Bit extended function arithmetic-logic unit on a single chip
US4734848A (en) * 1984-07-17 1988-03-29 Hitachi, Ltd. Combination reduction processing method and apparatus
JPH0519238B2 (de) * 1984-10-31 1993-03-16 Nippon Electric Co
US4598361A (en) * 1985-01-11 1986-07-01 Burroughs Corporation Allocator for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes
US4616315A (en) * 1985-01-11 1986-10-07 Burroughs Corporation System memory for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes
US5173872A (en) * 1985-06-13 1992-12-22 Intel Corporation Content addressable memory for microprocessor system
US4847755A (en) * 1985-10-31 1989-07-11 Mcc Development, Ltd. Parallel processing method and apparatus for increasing processing throughout by parallel processing low level instructions having natural concurrencies
US5021945A (en) * 1985-10-31 1991-06-04 Mcc Development, Ltd. Parallel processor system for processing natural concurrencies and method therefor
US4777622A (en) * 1985-11-26 1988-10-11 Max-Planck-Gesellschaft Zur Foerderung Der Wissenschaften E.V. Associative data storage system
JPS62134890A (en) * 1985-12-05 1987-06-17 Matsushita Electric Ind Co Ltd Semiconductor memory device
EP0227348A3 (de) * 1985-12-11 1991-09-25 Advanced Micro Devices, Inc. Inhaltsadressierbare Speicherschaltung und Verfahren
JPH0810553B2 (ja) * 1986-06-13 1996-01-31 松下電器産業株式会社 記憶回路
US4922413A (en) * 1987-03-24 1990-05-01 Center For Innovative Technology Method for concurrent execution of primitive operations by dynamically assigning operations based upon computational marked graph and availability of data
GB8718056D0 (en) * 1987-07-30 1987-09-03 Int Computers Ltd Data processing system
GB8725116D0 (en) * 1987-10-27 1987-12-02 Ibm Simd array processor
JPH01223697A (en) * 1988-03-01 1989-09-06 Mitsubishi Electric Corp Contents addressing storage device
US4928260A (en) * 1988-05-11 1990-05-22 Advanced Micro Devices, Inc. Content addressable memory array with priority encoder
US4890260A (en) * 1988-05-11 1989-12-26 Advanced Micro Devices Content addressable memory array with maskable and resettable bits
US5099450A (en) * 1988-09-22 1992-03-24 Syracuse University Computer for reducing lambda calculus expressions employing variable containing applicative language code
JPH02187993A (en) * 1989-01-13 1990-07-24 Mitsubishi Electric Corp Associative memory device
GB8901924D0 (en) * 1989-01-28 1989-03-15 Int Computers Ltd Data processing system
KR910009445B1 (ko) * 1989-02-02 1991-11-16 정호선 신경회로망을 이용한 연상메모리(Associative memory)
US5072422A (en) * 1989-05-15 1991-12-10 E-Systems, Inc. Content-addressed memory system with word cells having select and match bits
US5175843A (en) * 1989-10-30 1992-12-29 General Electric Company Computer-aided design method for restructuring computational networks to minimize shimming delays
US5201056A (en) * 1990-05-02 1993-04-06 Motorola, Inc. RISC microprocessor architecture with multi-bit tag extended instructions for selectively attaching tag from either instruction or input data to arithmetic operation output
US5014195A (en) * 1990-05-10 1991-05-07 Digital Equipment Corporation, Inc. Configurable set associative cache with decoded data element enable lines

Also Published As

Publication number Publication date Type
DE69101640D1 (de) 1994-05-11 grant
US5239502A (en) 1993-08-24 grant
EP0541678A1 (de) 1993-05-19 application
EP0541678B1 (de) 1994-05-18 grant
US5325501A (en) 1994-06-28 grant
CN1062426A (zh) 1992-07-01 application
FI930435A0 (fi) 1993-02-01 application
CN1061865A (zh) 1992-06-10 application
JPH05508725A (de) 1993-12-02 application
EP0541685B1 (de) 1995-02-15 grant
WO1992002875A1 (en) 1992-02-20 application
DE69101640T2 (de) 1994-07-21 grant
WO1992002874A1 (en) 1992-02-20 application
WO1992002876A1 (en) 1992-02-20 application
WO1992002932A1 (en) 1992-02-20 application
FI930434A0 (fi) 1993-02-01 application
FI930435D0 (de) grant
DE69107460T2 (de) 1995-10-05 grant
CA2086539A1 (en) 1992-02-03 application
CN1030018C (zh) 1995-10-11 grant
ES2051129T3 (es) 1994-06-01 grant
CN1027198C (zh) 1994-12-28 grant
CN1030019C (zh) 1995-10-11 grant
DE69106369D1 (de) 1995-02-09 grant
DE69101242T2 (de) 1994-06-01 grant
ES2050545T3 (es) 1994-05-16 grant
FI930434D0 (de) grant
CA2087022A1 (en) 1992-02-03 application
FI930433A (fi) 1993-02-01 application
DE69102065D1 (de) 1994-06-23 grant
EP0541683A1 (de) 1993-05-19 application
JPH05508723A (de) 1993-12-02 application
US5241491A (en) 1993-08-31 grant
WO1992002933A1 (en) 1992-02-20 application
FI930433A0 (fi) 1993-02-01 application
FI930435A (fi) 1993-04-02 application
JPH05508722A (de) 1993-12-02 application
EP0541685A1 (de) 1993-05-19 application
CA2088577A1 (en) 1992-02-03 application
ES2056655T3 (es) 1994-10-01 grant
DE69102065T2 (de) 1994-09-01 grant
CN1059413A (zh) 1992-03-11 application
US5555434A (en) 1996-09-10 grant
EP0541683B1 (de) 1994-02-23 grant
US5379387A (en) 1995-01-03 grant
EP0541684B1 (de) 1994-04-06 grant
CA2086591A1 (en) 1992-02-03 application
FI930434A (fi) 1993-04-02 application
DE69101242D1 (de) 1994-03-31 grant
JPH05508729A (de) 1993-12-02 application
CN1058667A (zh) 1992-02-12 application
CA2087023A1 (en) 1992-02-03 application
US5437049A (en) 1995-07-25 grant
EP0541682B1 (de) 1994-12-28 grant
EP0541684A1 (de) 1993-05-19 application
CA2086592A1 (en) 1992-02-03 application
EP0548094A1 (de) 1993-06-30 application
EP0541682A1 (de) 1993-05-19 application
JPH05508730A (de) 1993-12-02 application
CN1059225A (zh) 1992-03-04 application
CN1059799A (zh) 1992-03-25 application
JPH05508952A (de) 1993-12-09 application
FI930433D0 (de) grant
WO1992002877A1 (en) 1992-02-20 application

Similar Documents

Publication Publication Date Title
Wilner Design of the Burroughs B1700
US4149242A (en) Data interface apparatus for multiple sequential processors
US4809160A (en) Privilege level checking instruction for implementing a secure hierarchical computer system
US6735666B1 (en) Method of providing direct user task access to operating system data structures
Rumbaugh A data flow multiprocessor
US20080250227A1 (en) General Purpose Multiprocessor Programming Apparatus And Method
Greenblatt et al. A lisp machine
Benkner Vfc: The vienna fortran compiler
Hudak et al. Serial combinators:" optimal" grains of parallelism
US6202104B1 (en) Processor having a clock driven CPU with static design
US5946674A (en) Turing complete computer implemented machine learning method and system
Stolfo et al. DADO: A Tree-Structured Machine Architecture for Production Systems.
US5732404A (en) Flexible expansion of virtual memory addressing
US20030120702A1 (en) Load balanced interrupt handling in an embedded symmetric multiprocessor system
US6493686B1 (en) Computer implemented machine learning method and system including specifically defined introns
US4835733A (en) Programmable access memory
Wand Semantics-directed machine architecture
Anderson The case for application-specific operating systems
US6098059A (en) Computer implemented machine learning method and system
US4047245A (en) Indirect memory addressing
Skillicorn A taxonomy for computer architectures
Decouchant et al. A synchronization mechanism for typed objects in a distributed system
Jones et al. High-performance parallel graph reduction
Agarwal et al. The MIT alewife machine
Dion et al. Mapping affine loop nests: New results

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee