DE68928248D1 - Hochgeschwindigkeits-Multiplizierer - Google Patents
Hochgeschwindigkeits-MultipliziererInfo
- Publication number
- DE68928248D1 DE68928248D1 DE68928248T DE68928248T DE68928248D1 DE 68928248 D1 DE68928248 D1 DE 68928248D1 DE 68928248 T DE68928248 T DE 68928248T DE 68928248 T DE68928248 T DE 68928248T DE 68928248 D1 DE68928248 D1 DE 68928248D1
- Authority
- DE
- Germany
- Prior art keywords
- high speed
- speed multiplier
- multiplier
- speed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
- G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
- G06F7/5336—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/4824—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices using signed-digit representation
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14977988A | 1988-01-29 | 1988-01-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE68928248D1 true DE68928248D1 (de) | 1997-09-18 |
DE68928248T2 DE68928248T2 (de) | 1998-01-08 |
Family
ID=22531766
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE68928248T Expired - Fee Related DE68928248T2 (de) | 1988-01-29 | 1989-01-27 | Hochgeschwindigkeits-Multiplizierer |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0326414B1 (de) |
JP (1) | JPH01251133A (de) |
KR (1) | KR890012221A (de) |
DE (1) | DE68928248T2 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5144576A (en) * | 1989-09-05 | 1992-09-01 | Cyrix Corporation | Signed digit multiplier |
US5646877A (en) * | 1995-05-25 | 1997-07-08 | Texas Instruments Incorporated | High radix multiplier architecture |
US7167885B2 (en) | 2002-03-22 | 2007-01-23 | Intel Corporation | Emod a fast modulus calculation for computer systems |
US7296049B2 (en) | 2002-03-22 | 2007-11-13 | Intel Corporation | Fast multiplication circuits |
JP7183079B2 (ja) * | 2019-03-08 | 2022-12-05 | 株式会社東芝 | 半導体装置 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60163128A (ja) * | 1984-02-02 | 1985-08-26 | Nec Corp | 乗算回路 |
-
1989
- 1989-01-27 DE DE68928248T patent/DE68928248T2/de not_active Expired - Fee Related
- 1989-01-27 JP JP1019386A patent/JPH01251133A/ja active Pending
- 1989-01-27 EP EP89300820A patent/EP0326414B1/de not_active Expired - Lifetime
- 1989-01-28 KR KR1019890000956A patent/KR890012221A/ko not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
EP0326414A3 (de) | 1991-06-12 |
EP0326414B1 (de) | 1997-08-13 |
DE68928248T2 (de) | 1998-01-08 |
EP0326414A2 (de) | 1989-08-02 |
KR890012221A (ko) | 1989-08-25 |
JPH01251133A (ja) | 1989-10-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATA901789A (de) | Somatostatinpeptid | |
ATA900689A (de) | Calcitoninpeptide | |
ATA172889A (de) | Furanderivate | |
KR900006852A (ko) | 승산회로 | |
DE68928248D1 (de) | Hochgeschwindigkeits-Multiplizierer | |
DK84589A (da) | Ekspressionsvektor | |
DK579687D0 (da) | Sproejte til engangsbrug | |
DE3685905D1 (de) | Hochgeschwindigkeitszaehler. | |
DE58902383D1 (de) | Multiplizierer. | |
DK163470C (da) | Hoejhastigheds-halvledermultiplexer | |
DK80688D0 (da) | Centrifugalpumpe | |
BR8906971A (pt) | Conjunto de lombada de encadernador | |
KR900000915U (ko) | 각 속도변조장치 | |
KR890017670U (ko) | 도로용 조립식 속도제한 유도구 | |
BR8906729A (pt) | Caixa multiplicadora de velocidade | |
BR8803332A (pt) | Extensomero de multiplicacao mecanica | |
KR900007113U (ko) | 속도검출기 | |
ATE81217T1 (de) | Multiplizierer. | |
BR6801369U (pt) | Lacre rapido | |
KR870013245U (ko) | 연마액 고속 분사기 | |
BR6800100U (pt) | Disposicao introduzida em presilha | |
SE8801837D0 (sv) | Rotor | |
DK23590D0 (da) | Forlaegsholder | |
SE8802331D0 (sv) | Mettratt (mattratt) | |
IT8817402A0 (it) | Cormorano |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |