DE60037901D1 - Herstellungsverfahren eines halbleiterspeicherbauelements mit anti-reflektierender beschichtung - Google Patents

Herstellungsverfahren eines halbleiterspeicherbauelements mit anti-reflektierender beschichtung

Info

Publication number
DE60037901D1
DE60037901D1 DE60037901T DE60037901T DE60037901D1 DE 60037901 D1 DE60037901 D1 DE 60037901D1 DE 60037901 T DE60037901 T DE 60037901T DE 60037901 T DE60037901 T DE 60037901T DE 60037901 D1 DE60037901 D1 DE 60037901D1
Authority
DE
Germany
Prior art keywords
gate electrode
memory cell
electrode structure
core memory
cell region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60037901T
Other languages
English (en)
Other versions
DE60037901T2 (de
Inventor
Tommy C Hsaio
Mark T Ramsbey
Yu Sun
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Spansion LLC
Original Assignee
Spansion LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Spansion LLC filed Critical Spansion LLC
Application granted granted Critical
Publication of DE60037901D1 publication Critical patent/DE60037901D1/de
Publication of DE60037901T2 publication Critical patent/DE60037901T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/42—Simultaneous manufacture of periphery and memory cells
    • H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/42—Simultaneous manufacture of periphery and memory cells
    • H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
    • H10B41/48—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor with a tunnel dielectric layer also being used as part of the peripheral transistor
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/948—Radiation resist
    • Y10S438/951—Lift-off

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
  • Application Of Or Painting With Fluid Materials (AREA)
  • Formation Of Insulating Films (AREA)
DE60037901T 1999-10-13 2000-09-29 Herstellungsverfahren eines halbleiterspeicherbauelements mit anti-reflektierender beschichtung Expired - Lifetime DE60037901T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US417131 1999-10-13
US09/417,131 US6235587B1 (en) 1999-10-13 1999-10-13 Method of manufacturing a semiconductor device with reduced arc loss in peripheral circuitry region
PCT/US2000/026874 WO2001027994A1 (en) 1999-10-13 2000-09-29 Method of manufacturing a semiconductor memory device with anti-reflective coating

Publications (2)

Publication Number Publication Date
DE60037901D1 true DE60037901D1 (de) 2008-03-13
DE60037901T2 DE60037901T2 (de) 2009-01-29

Family

ID=23652706

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60037901T Expired - Lifetime DE60037901T2 (de) 1999-10-13 2000-09-29 Herstellungsverfahren eines halbleiterspeicherbauelements mit anti-reflektierender beschichtung

Country Status (9)

Country Link
US (1) US6235587B1 (de)
EP (1) EP1222690B1 (de)
JP (1) JP4944328B2 (de)
KR (1) KR100717409B1 (de)
CN (1) CN1186812C (de)
AT (1) ATE385042T1 (de)
DE (1) DE60037901T2 (de)
TW (1) TW474009B (de)
WO (1) WO2001027994A1 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10221884A1 (de) * 2002-05-16 2003-11-27 Infineon Technologies Ag Verfahren zum Herstellen einer Schicht-Anordnung, Schicht-Anordnung und Speicher-Anordnung
US6818141B1 (en) * 2002-06-10 2004-11-16 Advanced Micro Devices, Inc. Application of the CVD bilayer ARC as a hard mask for definition of the subresolution trench features between polysilicon wordlines
KR100549586B1 (ko) * 2003-07-21 2006-02-08 매그나칩 반도체 유한회사 비휘발성 메모리 트랜지스터 제조방법
US7186614B2 (en) * 2003-11-10 2007-03-06 Intel Corporation Method for manufacturing high density flash memory and high performance logic on a single die
US20080085609A1 (en) * 2006-07-31 2008-04-10 Vasek James E Method for protecting high-topography regions during patterning of low-topography regions
KR100760925B1 (ko) * 2006-09-20 2007-09-21 동부일렉트로닉스 주식회사 반도체 소자 형성방법
CN104282630B (zh) * 2013-07-02 2017-05-10 中芯国际集成电路制造(上海)有限公司 一种制作闪存的方法
JP6194684B2 (ja) * 2013-08-05 2017-09-13 富士通セミコンダクター株式会社 半導体装置の製造方法
CN104425366B (zh) * 2013-08-20 2017-12-29 中芯国际集成电路制造(北京)有限公司 半导体结构的形成方法
CN108766879B (zh) * 2018-06-28 2023-08-11 长鑫存储技术有限公司 晶体管栅极的制备方法及晶体管结构

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2825585B2 (ja) * 1990-01-29 1998-11-18 株式会社日立製作所 半導体集積回路装置及びその製造方法
CA2107602C (en) * 1992-10-07 2004-01-20 Andrew Jan Walker Method of manufacturing an integrated circuit and integrated circuit obtained by this method
EP0592039B1 (de) 1992-10-07 1998-08-26 Koninklijke Philips Electronics N.V. Verfahren zur Herstellung eines integrierten Schaltkreises mit einem nichtflüchtigen Speicherelement
JPH07147397A (ja) * 1993-11-25 1995-06-06 Sanyo Electric Co Ltd 半導体装置及びその製造方法
JPH07297393A (ja) * 1994-04-25 1995-11-10 Seiko Instr Inc 半導体装置およびその製造方法
TW318961B (de) 1994-05-04 1997-11-01 Nippon Precision Circuits
KR0161402B1 (ko) 1995-03-22 1998-12-01 김광호 불휘발성 메모리 제조방법
KR0182974B1 (ko) * 1996-08-24 1999-03-20 김광호 플래시 불휘발성 반도체 메모리 장치 및 그 제조방법
US5920796A (en) 1997-09-05 1999-07-06 Advanced Micro Devices, Inc. In-situ etch of BARC layer during formation of local interconnects
US5933729A (en) 1997-12-08 1999-08-03 Advanced Micro Devices, Inc. Reduction of ONO fence during self-aligned etch to eliminate poly stringers
JP3147847B2 (ja) * 1998-02-24 2001-03-19 日本電気株式会社 半導体装置及びその製造方法
US6004843A (en) * 1998-05-07 1999-12-21 Taiwan Semiconductor Manufacturing Company Process for integrating a MOS logic device and a MOS memory device on a single semiconductor chip

Also Published As

Publication number Publication date
JP2003511875A (ja) 2003-03-25
CN1186812C (zh) 2005-01-26
TW474009B (en) 2002-01-21
WO2001027994A1 (en) 2001-04-19
US6235587B1 (en) 2001-05-22
CN1378704A (zh) 2002-11-06
DE60037901T2 (de) 2009-01-29
EP1222690B1 (de) 2008-01-23
JP4944328B2 (ja) 2012-05-30
KR100717409B1 (ko) 2007-05-11
ATE385042T1 (de) 2008-02-15
EP1222690A1 (de) 2002-07-17
KR20020047230A (ko) 2002-06-21

Similar Documents

Publication Publication Date Title
DE60037901D1 (de) Herstellungsverfahren eines halbleiterspeicherbauelements mit anti-reflektierender beschichtung
CA2034481A1 (en) Self-aligned gate process for fabricating field emitter arrays
CN103730359A (zh) 复合栅介质SiC MISFET器件的制作方法
KR100364122B1 (en) Method for fabricating semiconductor device
KR100365415B1 (en) Method for manufacturing static ram cell
TW375806B (en) Process for preparing self-align contact window
IE802356L (en) Ion implantation
KR20000061842A (ko) 모스 트랜지스터 제조방법
KR20040002202A (ko) 이중 게이트 산화막 형성 방법
KR100799031B1 (ko) 플래쉬 메모리 소자의 제조방법
KR970009617B1 (en) Contact forming method of semiconductor device
TW351859B (en) Method for fabrication high density masked ROM
KR970067897A (ko) Bn+ 산화막 형성방법
CN102087968A (zh) 制作半导体器件的栅极结构的方法
KR100400763B1 (ko) 반도체소자의 캐패시터 제조방법
JPS6421988A (en) Semiconductor laser device
KR100436066B1 (ko) 반도체소자의제조방법
KR970003532A (ko) 반도체 소자의 소자간 분리막 제조 방법
KR970053481A (ko) 반도체 소자 제조방법
KR970003828A (ko) 반도체 소자의 소자간 분리막 제조 방법
KR100314731B1 (ko) 멀티비트플래쉬메모리장치의제조방법
KR0167668B1 (ko) 박막트렌지스터 제조방법
KR970003453A (ko) 이온주입 마스크 형성 방법
JPH0342843A (ja) 半導体装置の製造方法
TW358228B (en) Method of minimizing damage to gate dielectric layer during gate electrode plasma etching

Legal Events

Date Code Title Description
8364 No opposition during term of opposition