DE3714598A1 - Integrierte halbleiterschaltung - Google Patents
Integrierte halbleiterschaltungInfo
- Publication number
- DE3714598A1 DE3714598A1 DE19873714598 DE3714598A DE3714598A1 DE 3714598 A1 DE3714598 A1 DE 3714598A1 DE 19873714598 DE19873714598 DE 19873714598 DE 3714598 A DE3714598 A DE 3714598A DE 3714598 A1 DE3714598 A1 DE 3714598A1
- Authority
- DE
- Germany
- Prior art keywords
- mos transistor
- type
- sides
- source
- rows
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/90—Masterslice integrated circuits
- H10D84/903—Masterslice integrated circuits comprising field effect technology
- H10D84/907—CMOS gate arrays
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61119758A JPS62276852A (ja) | 1986-05-23 | 1986-05-23 | 半導体集積回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE3714598A1 true DE3714598A1 (de) | 1987-11-26 |
| DE3714598C2 DE3714598C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-01-09 |
Family
ID=14769439
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19873714598 Granted DE3714598A1 (de) | 1986-05-23 | 1987-04-29 | Integrierte halbleiterschaltung |
Country Status (3)
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0379330A3 (en) * | 1989-01-17 | 1992-02-19 | AT&T GLOBAL INFORMATION SOLUTIONS INTERNATIONAL INC. | Integrated circuit gate array |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63102342A (ja) * | 1986-10-20 | 1988-05-07 | Mitsubishi Electric Corp | 半導体集積回路装置の配線構造 |
| JPH02198154A (ja) * | 1989-01-27 | 1990-08-06 | Hitachi Ltd | 配線の形成方法及びこれを利用した半導体装置 |
| EP0712164B1 (en) * | 1989-04-19 | 2003-07-02 | Seiko Epson Corporation | Semiconductor device |
| US5250823A (en) * | 1989-10-24 | 1993-10-05 | U.S. Philips Corp. | Integrated CMOS gate-array circuit |
| US5037771A (en) * | 1989-11-28 | 1991-08-06 | Cross-Check Technology, Inc. | Method for implementing grid-based crosscheck test structures and the structures resulting therefrom |
| KR970008327B1 (ko) * | 1992-10-20 | 1997-05-23 | 후지쓰 가부시끼가이샤 | 개선된 배치패턴을 갖는 반도체회로 |
| JPH11145397A (ja) * | 1997-11-11 | 1999-05-28 | Mitsubishi Electric Corp | 半導体集積回路装置 |
| JP2007281147A (ja) * | 2006-04-05 | 2007-10-25 | Sanyo Electric Co Ltd | Cmos半導体集積回路装置 |
| JP4609907B2 (ja) * | 2008-05-22 | 2011-01-12 | ルネサスエレクトロニクス株式会社 | 半導体集積回路 |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0131464A2 (en) * | 1983-07-09 | 1985-01-16 | Fujitsu Limited | Masterslice semiconductor device |
| EP0136880A1 (en) * | 1983-09-30 | 1985-04-10 | Fujitsu Limited | Gate array type semiconductor integrated circuit device |
| WO1985002062A1 (en) * | 1983-10-31 | 1985-05-09 | Storage Technology Partners | Cmos integrated circuit configuration for eliminating latchup |
| EP0177336A2 (en) * | 1984-10-03 | 1986-04-09 | Fujitsu Limited | Gate array integrated device |
| JPH0674647A (ja) * | 1992-08-28 | 1994-03-18 | Sanyo Electric Co Ltd | ショーケースの配線装置 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5937858B2 (ja) * | 1976-08-11 | 1984-09-12 | セイコーインスツルメンツ株式会社 | 半導体装置およびその製法 |
| JPS57154869A (en) * | 1981-03-20 | 1982-09-24 | Hitachi Ltd | Semiconductor device |
| JPS6074647A (ja) * | 1983-09-30 | 1985-04-26 | Fujitsu Ltd | 半導体集積回路装置 |
-
1986
- 1986-05-23 JP JP61119758A patent/JPS62276852A/ja active Granted
-
1987
- 1987-03-10 US US07/024,010 patent/US4825273A/en not_active Expired - Lifetime
- 1987-04-29 DE DE19873714598 patent/DE3714598A1/de active Granted
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0131464A2 (en) * | 1983-07-09 | 1985-01-16 | Fujitsu Limited | Masterslice semiconductor device |
| EP0136880A1 (en) * | 1983-09-30 | 1985-04-10 | Fujitsu Limited | Gate array type semiconductor integrated circuit device |
| WO1985002062A1 (en) * | 1983-10-31 | 1985-05-09 | Storage Technology Partners | Cmos integrated circuit configuration for eliminating latchup |
| EP0177336A2 (en) * | 1984-10-03 | 1986-04-09 | Fujitsu Limited | Gate array integrated device |
| JPH0674647A (ja) * | 1992-08-28 | 1994-03-18 | Sanyo Electric Co Ltd | ショーケースの配線装置 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0379330A3 (en) * | 1989-01-17 | 1992-02-19 | AT&T GLOBAL INFORMATION SOLUTIONS INTERNATIONAL INC. | Integrated circuit gate array |
Also Published As
| Publication number | Publication date |
|---|---|
| DE3714598C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-01-09 |
| US4825273A (en) | 1989-04-25 |
| JPH0558582B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1993-08-26 |
| JPS62276852A (ja) | 1987-12-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69427599T2 (de) | Basiszelle für ein Gate-Array mit doppeltem Puffer | |
| DE69031603T2 (de) | Integrierter Torschaltungs-Schaltkreis | |
| DE3603953C2 (de) | Gate-Array-Halbleiteranordnung in CMOS-Technologie | |
| DE3427285C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| DE2334405B2 (de) | Hochintegrierte (LSI-) Halbleiterschaltung und Verfahren zur Herstellung einer Vielzahl derartiger Halbleiterschaltungen | |
| DE68920491T2 (de) | Integrierte Halbleiterschaltung, bestehend aus einer Differenztransistorschaltung mit einem Paar von FETs. | |
| EP0280176A1 (de) | Grundzelle für eine Gate Array | |
| DE69128206T2 (de) | FET mit U-förmiger Gateelektrode | |
| DE3937068A1 (de) | Dynamische halbleiterspeicheranordnung | |
| DE69314686T2 (de) | Integrierte Masterslice-Schaltung mit reduzierten Chipabmessungen und vermindertem Speisespannungsrauschen | |
| EP0122946A1 (de) | CMOS-Volladdierstufe | |
| DE69009626T2 (de) | Masterslice-Halbleitervorrichtung. | |
| DE3751607T2 (de) | Stromversorgungsleitungen in einer integrierten Halbleiterschaltung. | |
| DE3714598A1 (de) | Integrierte halbleiterschaltung | |
| DE3927143C2 (de) | Gate-Array | |
| DE69027474T2 (de) | Statischer Speicher | |
| DE3900536A1 (de) | Integrierte halbleitervorrichtung mit ein-/ausgangspufferzellen | |
| DE69230019T2 (de) | Anordnung von Transistoren zur Fertigung einer Basiszelle für eine integrierte Masterslice-Halbleiteranordnung und integrierte Masterslice-Halbleiteranordnung | |
| DE3853963T2 (de) | Basiszelle für eine Gatematrixvorrichtung. | |
| DE69031609T2 (de) | Halbleiteranordnung | |
| DE19731714C2 (de) | Integrierte Halbleiterschaltungseinrichtung mit Makrozellenlayoutbereichen und Takttreiberschaltungen | |
| DE1616438C3 (de) | Integrierte Schaltung, Verwendung dieser Schaltung und Verfahren zu ihrer Herstellung | |
| DE69428649T2 (de) | LSI-Toranordnung | |
| DE3917303C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| DE4327290C2 (de) | Integrierte Halbleiterschaltung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| OP8 | Request for examination as to paragraph 44 patent law | ||
| D2 | Grant after examination | ||
| 8364 | No opposition during term of opposition | ||
| 8320 | Willingness to grant licences declared (paragraph 23) |